IC layout editor (original) (raw)
An Integrated circuit layout editor or IC layout editor is an electronic design automation software tool that allows a user to digitize the shapes and patterns that form an integrated circuit. Typically the view will include the components (usually as pcells), metal routing tracks, vias and electrical pins. Software of this type is similar to computer aided drafting software, but is specialized for the task of integrated circuit layout. The typical flow for the layout of analog circuits might be : * v * t * e
| Property | Value |
|---|---|
| dbo:abstract | An Integrated circuit layout editor or IC layout editor is an electronic design automation software tool that allows a user to digitize the shapes and patterns that form an integrated circuit. Typically the view will include the components (usually as pcells), metal routing tracks, vias and electrical pins. Software of this type is similar to computer aided drafting software, but is specialized for the task of integrated circuit layout. The typical flow for the layout of analog circuits might be : 1. The layout engineer receives the schematic from the designer in electrical form2. Either the tool or the layout engineer creates a physical view of the circuit including all of the required components, wires, layers and pads.3. The layout engineer positions the components to minimize both the area required and the negative effects of layout parasitics upon the circuit performance and also to allow efficient routing to components.4. The layout engineer uses metal routing and other layers at times to connect all of the components, again taking care to avoid unwanted layout parasitics.5. The layout engineer uses DRC and LVS checks to ensure that the circuit is both manufacturable and functional. Other tools in include field solver verification to check for important specs such as device resistance and sources of problems such as electromigration or too thin wires resulting in burn up of wires causing shorts or open circuits.6. Other checks include ESD, XOR, EOS and verification with the foundry called Mebes check to ensure the boolean algorithms that generate the mask layers are done as intended. Boolean generation is quite often done in the layout editor.Layout used to be done on sticks and yards of strings for very basic components. The advent of computers particularly mainframes and mini computers helped bring layout to the digital world of computers. In the 80's and 90's quite a bit of layout editing was done on personal pc's using such tools as IC Editors, L-Edit and others. Other layout editors use large track ball like device with clickers. Layout editors have moved mostly to the server world through the likes of Cadence Virtuoso and Mentor though some is still done through PC tools through tools such as L-Edit but sadly there is little choose from in the PC market though there are a few exceptions such as Magic and Klayout but these are mostly utilized for utility such as to view GDS files not fully powered layout editors as there once was in the 90's.Layout Editors have grown in complexity and function to deal with the ever growing device count and issues that weren't issues before when device counts were smaller and geometries were much larger.Layout Editors have started to incorporate other tools to see parasitics since RF and smaller geometries have been introduced. Layout engineers are sometimes called physical designers since a lot of layout is generated by the machine in digital blocks. This is done by tools such as Cadence Encounter or Synopsys tools. Yet since a drawn wire in the layout editor is a perfectly ideal that doesn't show the reality of the physical chip geometries. Wires are actually more like imperfect strands with some areas thinner and thicker than other areas. Ends are more rounded instead of perfectly square on the layout editor. Sometimes these imperfections need to be reflected or extracted by the layout editor and fed back to the circuit designer so that they can run what is called RCX simulation to take account of these physical parasitics. In some cases the layout engineer will request minor changes to the schematic to simplify the layout. * v * t * e (en) |
| dbo:wikiPageID | 10576513 (xsd:integer) |
| dbo:wikiPageLength | 4010 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID | 933287836 (xsd:integer) |
| dbo:wikiPageWikiLink | dbr:Electronic_design_automation dbc:Electronic_design_automation dbr:Via_(electronics) dbr:Design_rule_checking dbr:Integrated_circuit dbr:Integrated_circuit_layout dbr:Layout_Versus_Schematic dbr:Parasitic_capacitance dbr:Computer_aided_drafting |
| dbp:wikiPageUsesTemplate | dbt:Short_description dbt:Unreferenced dbt:Use_American_English dbt:CAD-software-stub |
| dcterms:subject | dbc:Electronic_design_automation |
| gold:hypernym | dbr:Tool |
| rdf:type | dbo:Software |
| rdfs:comment | An Integrated circuit layout editor or IC layout editor is an electronic design automation software tool that allows a user to digitize the shapes and patterns that form an integrated circuit. Typically the view will include the components (usually as pcells), metal routing tracks, vias and electrical pins. Software of this type is similar to computer aided drafting software, but is specialized for the task of integrated circuit layout. The typical flow for the layout of analog circuits might be : * v * t * e (en) |
| rdfs:label | IC layout editor (en) |
| owl:sameAs | freebase:IC layout editor wikidata:IC layout editor https://global.dbpedia.org/id/4ncJv |
| prov:wasDerivedFrom | wikipedia-en:IC_layout_editor?oldid=933287836&ns=0 |
| foaf:isPrimaryTopicOf | wikipedia-en:IC_layout_editor |
| is dbo:wikiPageRedirects of | dbr:IC_Layout_Editor |
| is dbo:wikiPageWikiLink of | dbr:Integrated_circuit_design dbr:Integrated_circuit_layout dbr:IC_Layout_Editor dbr:Xerox_Alto |
| is foaf:primaryTopic of | wikipedia-en:IC_layout_editor |