| dbo:abstract |
Intel SHA Extensions are a set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. It was introduced in 2013. There are seven new SSE-based instructions, four supporting SHA-1 and three for SHA-256: * SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2 * SHA256RNDS2, SHA256MSG1, SHA256MSG2 (en) Las extensiones Intel SHA (en inglés Intel SHA extensions) son un conjunto de extensiones del conjunto de instrucciones de la arquitectura x86 que soporta aceleración por hardware de la familia Secure Hash Algorithm (SHA). Introducido en la microarquitectura Intel Goldmont. AMD añadió soporte en sus procesadores para estas instrucciones comenzando con Ryzen. Hay siete nuevas instrucciones basadas en SSE, cuatro añaden soporte a SHA-1 y tres para SHA-256: * SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2 * SHA256RNDS2, SHA256MSG1, SHA256MSG2 (es) Ekstensi SHA Intel (bahasa Inggris: Intel SHA extensions) adalah set tambahan untuk set instruksi x86 yang mendukung keluarga (SHA). Set ini diperkenalkan pada tahun 2013. (in) |
| dbo:wikiPageExternalLink |
https://software.intel.com/en-us/intel-isa-extensions https://software.intel.com/en-us/articles/intel-sha-extensions http://download-software.intel.com/sites/default/files/319433-015.pdf%7Ctitle=Intel https://web.archive.org/web/20130929035331/http:/download-software.intel.com/sites/default/files/319433-015.pdf%7Carchive-date=2013-09-29 |
| dbo:wikiPageID |
40525780 (xsd:integer) |
| dbo:wikiPageLength |
2404 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID |
1123723151 (xsd:integer) |
| dbo:wikiPageWikiLink |
dbr:Rocket_Lake dbr:SHA-1 dbr:SHA-256 dbr:Hardware_acceleration dbc:X86_architecture dbr:Goldmont dbc:Intel dbc:X86_instructions dbr:Zen_(microarchitecture) dbr:Ice_Lake_(microarchitecture) dbr:Instruction_set dbr:Instruction_set_architecture dbr:X86 dbr:Streaming_SIMD_Extensions dbr:Secure_Hash_Algorithm |
| dbp:wikiPageUsesTemplate |
dbt:Microcompu-stub dbt:Cite_web dbt:Reflist dbt:Short_description dbt:Intel dbt:Multimedia_extensions |
| dct:subject |
dbc:X86_architecture dbc:Intel dbc:X86_instructions |
| gold:hypernym |
dbr:Set |
| rdf:type |
yago:WikicatX86Instructions yago:Abstraction100002137 yago:Communication100033020 yago:Direction106786629 yago:Message106598915 |
| rdfs:comment |
Intel SHA Extensions are a set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. It was introduced in 2013. There are seven new SSE-based instructions, four supporting SHA-1 and three for SHA-256: * SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2 * SHA256RNDS2, SHA256MSG1, SHA256MSG2 (en) Las extensiones Intel SHA (en inglés Intel SHA extensions) son un conjunto de extensiones del conjunto de instrucciones de la arquitectura x86 que soporta aceleración por hardware de la familia Secure Hash Algorithm (SHA). Introducido en la microarquitectura Intel Goldmont. AMD añadió soporte en sus procesadores para estas instrucciones comenzando con Ryzen. Hay siete nuevas instrucciones basadas en SSE, cuatro añaden soporte a SHA-1 y tres para SHA-256: * SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2 * SHA256RNDS2, SHA256MSG1, SHA256MSG2 (es) Ekstensi SHA Intel (bahasa Inggris: Intel SHA extensions) adalah set tambahan untuk set instruksi x86 yang mendukung keluarga (SHA). Set ini diperkenalkan pada tahun 2013. (in) |
| rdfs:label |
Extensiones Intel SHA (es) Ekstensi SHA Intel (in) Intel SHA extensions (en) |
| owl:sameAs |
freebase:Intel SHA extensions yago-res:Intel SHA extensions wikidata:Intel SHA extensions dbpedia-es:Intel SHA extensions dbpedia-fa:Intel SHA extensions dbpedia-id:Intel SHA extensions https://global.dbpedia.org/id/fSD4 |
| prov:wasDerivedFrom |
wikipedia-en:Intel_SHA_extensions?oldid=1123723151&ns=0 |
| foaf:isPrimaryTopicOf |
wikipedia-en:Intel_SHA_extensions |
| is dbo:wikiPageDisambiguates of |
dbr:Sha |
| is dbo:wikiPageRedirects of |
dbr:Intel_SHA_Extensions dbr:SHA-NI dbr:SHA_instruction_set |
| is dbo:wikiPageWikiLink of |
dbr:Rocket_Lake dbr:Sapphire_Rapids dbr:List_of_Intel_Core_i5_processors dbr:Intel_Atom dbr:Ryzen dbr:SHA-1 dbr:SHA-2 dbr:Emerald_Rapids dbr:Epyc dbr:Golden_Cove dbr:Goldmont_Plus dbr:Gracemont_(microarchitecture) dbr:Comparison_of_TLS_implementations dbr:Zen_(first_generation) dbr:Hardware-based_encryption dbr:VIA_PadLock dbr:Tremont_(microarchitecture) dbr:Willow_Cove dbr:Alder_Lake dbr:Centaur_Technology dbr:Goldmont dbr:Sunny_Cove_(microarchitecture) dbr:CPUID dbr:Intel_Core dbr:Cannon_Lake_(microprocessor) dbr:Raptor_Lake dbr:X86 dbr:Sha dbr:Sierra_Forest dbr:Intel_SHA_Extensions dbr:SHA-NI dbr:SHA_instruction_set |
| is dbp:arch of |
dbr:Ryzen dbr:Epyc |
| is dbp:extensions of |
dbr:Rocket_Lake dbr:Sapphire_Rapids dbr:Intel_Atom dbr:Emerald_Rapids dbr:Golden_Cove dbr:Goldmont_Plus dbr:Gracemont_(microarchitecture) dbr:Tremont_(microarchitecture) dbr:Willow_Cove dbr:Alder_Lake dbr:Goldmont dbr:Sunny_Cove_(microarchitecture) dbr:Intel_Core dbr:Cannon_Lake_(microprocessor) dbr:Raptor_Lake dbr:X86 dbr:Sierra_Forest |
| is foaf:primaryTopic of |
wikipedia-en:Intel_SHA_extensions |
