LatticeMico8 (original) (raw)

About DBpedia

Le LatticeMico8 est un processeur softcore optimisé pour les FPGA et les CPLD de Lattice Semiconductor.

Property Value
dbo:abstract The LatticeMico8 is an 8-bit microcontroller reduced instruction set computer (RISC) soft processor core optimized for field-programmable gate arrays (FPGAs) and crossover programmable logic device architecture from Lattice Semiconductor. Combining a full 18-bit wide instruction set with 32 general purpose registers, the LatticeMico8 is a flexible Verilog reference design suitable for a wide variety of markets, including communications, consumer, computer, medical, industrial, and automotive. The core consumes minimal device resources, less than 200 lookup tables (LUTs) in the smallest configuration, while maintaining a broad feature set. The LatticeMico8 is licensed under a new free (IP) core license, the first such license offered by any FPGA supplier. The main benefits of using the IP core are greater flexibility, improved portability, and no cost. This new agreement provides some of the benefits of standard open-source licenses and allows users to mix proprietary designs with the core. Further, it allows for distributing designs in bitstream or FPGA format without accompanying it with a copy of the license. Developers are required to keep the core's source code confidential and use "for the sole purposes of design documentation and preparation of Derivative Works ... to develop designs to program Lattice programmable logic devices". (en) Le LatticeMico8 est un processeur softcore optimisé pour les FPGA et les CPLD de Lattice Semiconductor. (fr)
dbo:wikiPageID 7338458 (xsd:integer)
dbo:wikiPageLength 2546 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID 1065011644 (xsd:integer)
dbo:wikiPageWikiLink dbc:Soft_microprocessors dbr:8-bit_computing dbr:Microcontroller dbr:Lattice_Semiconductor dbr:Field-programmable_gate_array dbr:Open-source_license dbr:Reduced_instruction_set_computer dbr:Lookup_table
dbp:bits 8 (xsd:integer)
dbp:design dbr:Reduced_instruction_set_computer
dbp:designer dbr:Lattice_Semiconductor
dbp:gpr 32 (xsd:integer)
dbp:name LatticeMico8 (en)
dbp:open No (en)
dbp:wikiPageUsesTemplate dbt:Microcompu-stub dbt:More_citations_needed dbt:Reflist dbt:Soft_microprocessors dbt:Infobox_CPU_architecture dbt:Programmable_logic dbt:RISC_architectures
dct:subject dbc:Soft_microprocessors
gold:hypernym dbr:Bit
rdf:type dbo:Software yago:Architecture102734725 yago:Artifact100021939 yago:Building102913152 yago:Object100002684 yago:PhysicalEntity100001930 yago:YagoGeoEntity yago:YagoPermanentlyLocatedEntity yago:Structure104341686 yago:Whole100003553
rdfs:comment Le LatticeMico8 est un processeur softcore optimisé pour les FPGA et les CPLD de Lattice Semiconductor. (fr) The LatticeMico8 is an 8-bit microcontroller reduced instruction set computer (RISC) soft processor core optimized for field-programmable gate arrays (FPGAs) and crossover programmable logic device architecture from Lattice Semiconductor. Combining a full 18-bit wide instruction set with 32 general purpose registers, the LatticeMico8 is a flexible Verilog reference design suitable for a wide variety of markets, including communications, consumer, computer, medical, industrial, and automotive. The core consumes minimal device resources, less than 200 lookup tables (LUTs) in the smallest configuration, while maintaining a broad feature set. (en)
rdfs:label LatticeMico8 (fr) LatticeMico8 (en)
owl:sameAs freebase:LatticeMico8 wikidata:LatticeMico8 dbpedia-fr:LatticeMico8 https://global.dbpedia.org/id/2yLXF
prov:wasDerivedFrom wikipedia-en:LatticeMico8?oldid=1065011644&ns=0
foaf:isPrimaryTopicOf wikipedia-en:LatticeMico8
is dbo:wikiPageRedirects of dbr:LatticeMico8_-_8-bit_Microcontroller
is dbo:wikiPageWikiLink of dbr:List_of_microprocessors dbr:Nios_II dbr:Nios_embedded_processor dbr:GNU_Compiler_Collection dbr:Soft_microprocessor dbr:LatticeMico8_-_8-bit_Microcontroller
is foaf:primaryTopic of wikipedia-en:LatticeMico8