VisualSim Architect (original) (raw)
VisualSim Architect is an electronic system-level software for modeling and simulation of electronic systems, embedded software and semiconductors. VisualSim Architect is a commercial version of the Ptolemy II research project at University of California Berkeley. The product was first released in 2003. VisualSim is a graphical tool that can be used for performance trade-off analyses using such metrics as bandwidth utilization, application response time and buffer requirements. It can be used for architectural analysis of algorithms, components, software instructions and hardware/ software partitioning.
| Property | Value |
|---|---|
| dbo:abstract | VisualSim Architect is an electronic system-level software for modeling and simulation of electronic systems, embedded software and semiconductors. VisualSim Architect is a commercial version of the Ptolemy II research project at University of California Berkeley. The product was first released in 2003. VisualSim is a graphical tool that can be used for performance trade-off analyses using such metrics as bandwidth utilization, application response time and buffer requirements. It can be used for architectural analysis of algorithms, components, software instructions and hardware/ software partitioning. VisualSim is used by over 50 companies worldwide and a similar number of universities for research projects. A list of the customers is provided on Mirabilis Design website. Ricoh has used VisualSim to architect the next generation network processing system. Honeywell Aerospace has collaborated with University of Puerto Rico and used VisualSim to evaluate standards-based satellite platforms. NASA JPL worked on the Nexus initiative to develop the next generation interface standard. To select the best interface to meet the deterministic timing and maximum power consumption, architects build models of 10 different protocols including PCIe, Gigabit Ethernet and RapidIO to compare the behaviour for the same workload. American University of Sharjah used performance evaluation methodologies to leverage exploration at the architectural level and assist in making early design tradeoffs. In this paper, the professor used the simulation platforms developed using the VisualSim tool to compare the performance of two memory architectures, namely, the Direct Connect architecture of the Opteron, and the Shared Bus of the Xeon multicore processors. Research and development on improving system architectures has been performed in networking, avionics, industrial, semiconductors, and high-performance computing fields. FPGA designers can perform high-speed virtual simulation of large electronic systems using VisualSim. As part of the Xilinx ESL initiative, the company has added support for on-FPGA CPUs. Block Diagram Editor is the primary graphical user interface and is supported with customizable library blocks of hardware, software and communication resources. Graphical viewers can be placed in the model for real-time viewing or for saving offline analysis. VisualSim has taken SystemC modelling into a higher level of abstraction. It also provides automatic template generation and intellectual-property (IP) block importation. And it adds function calls designed to lift SystemC to a "macroarchitectural" level VisualSim is widely used for Performance Modeling, Architecture Exploration/ Design Space exploration and early power analysis of Avionics, Automotive Electronics, Embedded Systems, High Performance Computing Systems (HPC) and System-on-Chip (SoC). VisualSim simulation models of the proposed systems can be developed at various levels of hierarchy: Conceptual, Functional and Architectural Level Modeling. The conceptual level models can contain a network of systems including Satellites, aircraft and Ground vehicles. VisualSim functional models contain stochastic definitions of electronics, software, networks and workload. Various types of statistical traffic generators and queuing models of the resources are available in the library folder. At architectural level, the hardware and software models have cycle accurate blocks of processors, memory-subsystems, bus protocols and trace files. Software behaviour /application behaviour can be defined using a State Machine, flow diagram, read/write operations and IO activity. The mapping of the application to the system platform is defined in a spreadsheet. Communication architecture between different systems or sub-systems can be defined using VisualSim networking and wireless libraries. Software task arbitration and scheduling can be defined using VisualSim schedulers or the scripting language. The legacy models can be obtained by importing third-party models built in SystemC or C/C++. Algorithms developed using MatLab and Simulink can be used as a part of VisualSim model. (en) |
| dbo:operatingSystem | dbr:Linux dbr:Microsoft_Windows dbr:OS_X |
| dbo:thumbnail | wiki-commons:Special:FilePath/VisualSim_Model.png?width=300 |
| dbo:wikiPageExternalLink | http://www.mirabilisdesign.com/new/visualsim/%3Fs_cid=wiki_VisualSim_2 |
| dbo:wikiPageID | 49215989 (xsd:integer) |
| dbo:wikiPageLength | 12644 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID | 1090767058 (xsd:integer) |
| dbo:wikiPageWikiLink | dbr:PowerPC dbr:RDRAM dbr:Conceptual_model dbr:SystemC dbr:Linux dbr:MATLAB dbr:Simulink dbr:Function_model dbr:Systems_architecture dbr:Supercomputer dbc:University_of_California,_Berkeley dbr:ARM_architecture dbr:DDR2_SDRAM dbr:DDR3_SDRAM dbc:Semiconductor_analysis dbc:2003_software dbr:Microsoft_Windows dbr:OS_X dbr:System_on_a_chip dbr:Performance_modeling dbr:File:AMBA_AXI.png dbr:File:System_Model_(2).png |
| dbp:caption | VisualSim Model (en) |
| dbp:name | Sample Dual Channel DDR Based Memory Subsystem Model (en) AMBA AXI (en) Robotic computer vision system model (en) VisualSim (en) |
| dbp:operatingSystem | dbr:Linux dbr:Microsoft_Windows dbr:OS_X |
| dbp:screenshot | 150 (xsd:integer) VisualSim Model.png (en) Sample Dual Channel DDR Based Memory Subsystem Model .png (en) |
| dbp:website | http://www.mirabilisdesign.com/new/visualsim/%3Fs_cid=wiki_VisualSim_2 |
| dbp:wikiPageUsesTemplate | dbt:Advert dbt:Infobox_software dbt:Reflist |
| dct:subject | dbc:University_of_California,_Berkeley dbc:Semiconductor_analysis dbc:2003_software |
| gold:hypernym | dbr:Software |
| rdf:type | owl:Thing dbo:Software schema:CreativeWork dbo:Work wikidata:Q386724 wikidata:Q7397 |
| rdfs:comment | VisualSim Architect is an electronic system-level software for modeling and simulation of electronic systems, embedded software and semiconductors. VisualSim Architect is a commercial version of the Ptolemy II research project at University of California Berkeley. The product was first released in 2003. VisualSim is a graphical tool that can be used for performance trade-off analyses using such metrics as bandwidth utilization, application response time and buffer requirements. It can be used for architectural analysis of algorithms, components, software instructions and hardware/ software partitioning. (en) |
| rdfs:label | VisualSim Architect (en) |
| owl:sameAs | wikidata:VisualSim Architect https://global.dbpedia.org/id/2LAGR |
| prov:wasDerivedFrom | wikipedia-en:VisualSim_Architect?oldid=1090767058&ns=0 |
| foaf:depiction | wiki-commons:Special:FilePath/AMBA_AXI.png wiki-commons:Special:FilePath/Sample_Dual_Channel_DDR_Based_Memory_Subsystem_Model_.png wiki-commons:Special:FilePath/System_Model_(2).png wiki-commons:Special:FilePath/VisualSim_Model.png |
| foaf:homepage | http://www.mirabilisdesign.com/new/visualsim/%3Fs_cid=wiki_VisualSim_2 |
| foaf:isPrimaryTopicOf | wikipedia-en:VisualSim_Architect |
| foaf:name | VisualSim (en) |
| is dbo:wikiPageWikiLink of | dbr:List_of_computer_simulation_software dbr:List_of_discrete_event_simulation_software dbr:List_of_performance_analysis_tools dbr:List_of_EDA_companies dbr:Web-based_simulation |
| is foaf:primaryTopic of | wikipedia-en:VisualSim_Architect |
