(original) (raw)

I am working on llvm gpu backend. The instruction metadata can only get in IR (class instruction). In DAG stage, the instructions are reordered, so I cannot map the metadata to correct instruction if I cannot access instruction from DAG or MachineInstr structure.


On Nov 26, 2017, at 11:02 PM, Ryan Taylor <ryta1203@gmail.com> wrote:

It might be a more useful to know what it is you need from the IR in the DAG or what it is you r trying to do?



On Nov 25, 2017 7:59 PM, "Jonathan via llvm-dev" <llvm-dev@lists.llvm.org> wrote:
The llvm backend uses class Instruction in IR handle stage, create SDVaule and DAG in DAG translation stage and class MachineInstr in Machine instruction translation stage.
Can I access class Instruction from DAG structure or stage, or access DAG and Instruction from MachineInstr structure or stage?

Jonathan
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
LLVM Developers mailing list
llvm-dev@lists.llvm.org
http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev