[LLVMdev] Adding masked vector load and store intrinsics (original) (raw)
dag at cray.com dag at cray.com
Fri Oct 24 15:27:11 PDT 2014
- Previous message: [LLVMdev] Adding masked vector load and store intrinsics
- Next message: [LLVMdev] Adding masked vector load and store intrinsics
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Pete Cooper <peter_cooper at apple.com> writes:
However, what types should be supported here? I haven’t looked in detail, but from memory I believe AVX-512 masks 32-bit values, and not bytes. Are we going to have an intrinsic which can handle any vector type, or just <n x 32-bit> vectors, even at first?
Eventually we should support at least f/i 8, 16, 32 and 64. We can start with f/i 32, 64 for now I think.
Also, given that the types of the vectors matter, it seems like we’re going to need TTI anyway whenever we want to generate one of these, or else we’ll end up generating an illegal version which has to be scalarised in the backend.
Yep.
-David- Previous message: [LLVMdev] Adding masked vector load and store intrinsics
- Next message: [LLVMdev] Adding masked vector load and store intrinsics
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]