[LLVMdev] Adding masked vector load and store intrinsics (original) (raw)
Demikhovsky, Elena elena.demikhovsky at intel.com
Tue Oct 28 02:12:17 PDT 2014
- Previous message: [LLVMdev] Adding masked vector load and store intrinsics
- Next message: [LLVMdev] Adding masked vector load and store intrinsics
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
So %passthrough can only be undef or zeroinitializer? No, it can be any value including undef and zeroinitializer. We considered, while designing, zero and merge semantics and decided that merge semantics is better because it covers zero semantics if you use zeroinitializer in the %paththru.
But passthrough has to have some value, right, to know what to merge? [Demikhovsky, Elena] Not necessarily. It may be "undef" on IR level. When we don't care about value in masked-off lanes. It must appear as an operand, correct? [Demikhovsky, Elena] Yes. I think this is good, I just want to clarify. :)
-David
Intel Israel (74) Limited
This e-mail and any attachments may contain confidential material for the sole use of the intended recipient(s). Any review or distribution by others is strictly prohibited. If you are not the intended recipient, please contact the sender and delete all copies.
- Previous message: [LLVMdev] Adding masked vector load and store intrinsics
- Next message: [LLVMdev] Adding masked vector load and store intrinsics
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]