[LLVMdev] Problem in X86 backend (again) (original) (raw)

Rinaldini Julien julien.rinaldini at heig-vd.ch
Wed Oct 29 03:07:05 PDT 2014


// Increment loop variable and jmp BuildMI(*MBBerase, MBBerase->end(), db, >> TII->get(X86::ADD64ri32),reg).addReg(reg).addImm(8);

It looks like this instruction is defining virtual register "reg" the second time.

Thx for your answer... Why would it define it again? I just want to use this register and add something to it...

Cheers



More information about the llvm-dev mailing list