RFR: 8199138: Add RISC-V support to Zero (original) (raw)
Andrew Haley aph at redhat.com
Mon Mar 19 09:40:53 UTC 2018
- Previous message (by thread): RFR: 8199138: Add RISC-V support to Zero
- Next message (by thread): RFR: 8199138: Add RISC-V support to Zero
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
On 03/18/2018 08:19 PM, Edward Nevill wrote:
Pretty much. The only atomic operation which doesn't used GCC builtins is os::atomiccopy64. For RISC-V this just does the same as all other 64 bit CPUs.
*(jlong *) dst = *(const jlong *) src;
That's probably wrong, but it'll do for now. We'll need something better in the future. GCC's _atomic{load,store} (__ATOMIC_RELAXED) would do it.
-- Andrew Haley Java Platform Lead Engineer Red Hat UK Ltd. <https://www.redhat.com> EAC8 43EB D3EF DB98 CC77 2FAD A5CD 6035 332F A671
- Previous message (by thread): RFR: 8199138: Add RISC-V support to Zero
- Next message (by thread): RFR: 8199138: Add RISC-V support to Zero
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]