RFR: AArch64: 8179954: AArch64: C1 and C2 volatile accesses are not sequentially consistent (original) (raw)
Andrew Haley aph at redhat.com
Wed May 10 20:10:11 UTC 2017
- Previous message: RFR: AArch64: 8179954: AArch64: C1 and C2 volatile accesses are not sequentially consistent
- Next message: RFR: AArch64: 8179954: AArch64: C1 and C2 volatile accesses are not sequentially consistent
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
On 10/05/17 17:42, White, Derek wrote:
So this one goes out to all the static initializers!
Actual code review question: In templateTableaarch64.cpp: Line 2411: We tbz on flags. Line 2423: We extract into flags. Line 2547: We tbz on flags. - Is the volatile bit still in flags?
Ummm, probably not. Yuck. I'll think on.
You can see why I couldn't be bothered to handle the volatile bit.
Andrew.
- Previous message: RFR: AArch64: 8179954: AArch64: C1 and C2 volatile accesses are not sequentially consistent
- Next message: RFR: AArch64: 8179954: AArch64: C1 and C2 volatile accesses are not sequentially consistent
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]