IP Core Generation Workflow for Standalone FPGA Devices - MATLAB & Simulink (original) (raw)

You can generate a reusable HDL IP core for any supported Xilinx® or Altera® FPGA device. The workflow produces an IP core report that displays the target interface configuration and the code generation settings that you specify. SeeCustom IP Core Generation.

You can optionally build your own custom reference designs and integrate the generated IP core into the reference design. The workflow does not require the Embedded Coder® software, because you need not generate the embedded code that is run on the processor. This means that the workflow has a Generate Software Interface task, but you cannot generate a software interface model.

If you have HDL Verifier™ installed, on the Set Target Reference Design task, set Insert AXI Manager (HDL Verifier required) toJTAG or PL Ethernet based on the interface that communicates between your host machine and the target board. For Ethernet, specify the IP address of the target board using the Board IP Address parameter.

Note

By default, the PL Ethernet connection is available for only the Artix®-7 35T Arty, Kintex®-7 KC705, and Virtex®-7 VC707 boards. To enable this connection for other Xilinx boards that have the Ethernet physical layer (PHY), manually add the Ethernet media access controller (MAC) Hub IP in theplugin_board file using the addEthernetMACInterface method before you start the HDL Workflow Advisor tool.

You can then generate a host interface model, host interface script, or both in the Generate Software Interface task to rapidly prototype and test the HDL IP core functionality by using the AXI Manager. See Generate and Manage FPGA I/O Host Interface Scripts.

Note

To generate a host interface model, you must map each DUT signal that you want to capture to the AXI4 orAXI4-Lite interfaces in the Set Target Interface task.

The workflow for the FPGA boards has these features:

You can generate an IP core with an optional AXI4 or an AXI4-Lite interface.

Targeting FPGA Reference Designs with AXI4 Interface

This figure shows how HDL Coder™ generates an IP core with an AXI4 interface and integrates the IP core into the FPGA reference design. See Board and Reference Design Registration System.

Use the HDL Coder generated AXI4-Lite interface to connect the IP core with an AXI4 or AXI4-Lite Master device such as:

When you connect the HDL IP core to a processor such as the MicroBlaze, you must integrate the handwritten C code to run on the processor. The generated IP core report displays the register address mapping information. To find the register offsets in the IP core register space, use this mapping information. To get the memory address of each register, add the register offset to the base address that you specify in your reference design. You can also find the register offsets in the C header file in the generated IP core folder.

Targeting FPGA Reference Designs Without AXI4 Interface

In the reference design definition function, you can create your own custom reference designs without the AXI4 slave interface. See also addAXI4SlaveInterface.

When creating a custom reference design, to target a standalone FPGA board, use the EmbeddedCoderSupportPackage method of thehdlcoder.ReferenceDesign class:

hRD.EmbeddedCoderSupportPackage = ... hdlcoder.EmbeddedCoderSupportPackage.None;

See EmbeddedCoderSupportPackage.

Board Support

HDL Coder supports these FPGA boards with the IP Core Generation workflow:

Using these boards, you can integrate the generated IP core into thedefault system reference design. By default, this reference design does not have an AXI4 slave interface. Optionally, you can add the interface in the reference design definition function.

Restrictions

IP Core Generation workflow does not support :

See Also

Topics