Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays (original) (raw)

Abstract

The results of fast implementations of all five AES final candidates using Virtex Xilinx Field Programmable Gate Arrays are presented and analyzed. Performance of several alternative hardware architectures is discussed and compared. One architecture optimum from the point of view of the throughput to area ratio is selected for each of the two major types of block cipher modes. For feedback cipher modes, all AES candidates have been implemented using the basic iterative architecture, and achieved speeds ranging from 61 Mbit/s for Mars to 431 Mbit/s for Serpent. For non-feedback cipher modes, four AES candidates have been implemented using a high-throughput architecture with pipelining inside and outside of cipher rounds, and achieved speeds ranging from 12.2 Gbit/s for Rijndael to 16.8 Gbit/s for Serpent. A new methodology for a fair comparison of the hardware performance of secret-key block ciphers has been developed and contrasted with methodology used by the NSA team.

Preview

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. “Advanced Encryption Standard Development Effort,” http://www.nist.gov/aes.
  2. Third Advanced Encryption Standard (AES) Candidate Conference, New York, April 13–14, 2000, http://csrc.nist.gov/encryption/aes/round2/conf3/aes3conf.htm.
  3. J. Nechvatal, E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, and E. Roback, “Report on the Development of the Advanced Encryption Standard (AES),” available at [1].
    Google Scholar
  4. A. J. Elbirt, W. Yip, B. Chetwynd, C. Paar, “An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists,” in [2].
    Google Scholar
  5. A. Dandalis, V. K. Prasanna, J. D. Rolim, “A Comparative Study of Performance of AES Final Candidates Using FPGAs,” Proc. Cryptographic Hardware and Embedded Systems Workshop, CHES 2000, Worcester, MA, Aug 17–18, 2000.
    Google Scholar
  6. N. Weaver, J. Wawrzynek, “A comparison of the AES candidates amenability to FPGA Implementation,” in [2].
    Google Scholar
  7. B. Weeks, M. Bean, T. Rozylowicz, C. Ficke, “Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms, ” in [2].
    Google Scholar
  8. B. Weeks, M. Bean, T. Rozylowicz, C. Ficke, “Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms,” NSA’s final report on hardware evaluations published May 15, 2000, available at http://csrc.nist.gov/encryption/aes/round2/r2anlsys.htm#NSA.
  9. T. Ichikawa, T. Kasuya, M. Matsui, “Hardware Evaluation of the AES Finalists,” in [2].
    Google Scholar
  10. Xilinx, Inc., “Virtex 2.5 V Field Programmable Gate Arrays, ” available at http://www.xilinx.com.
  11. National Security Agency, “Initial plans for estimating the hardware performance of AES submissions,” available at http://csrc.nist.gov/encryption/aes/round2/round2.htm
  12. Symmetric Key Block Cipher Modes of Operation Workshop, Baltimore, October 20, 2000, available at http://csrc.nist.gov/encryption/aes/modes/

Download references

Author information

Authors and Affiliations

  1. Electrical and Computer Engineering, George Mason University, 4400 University Drive, Fairfax, VA, 22030, USA
    Kris Gaj & Pawel Chodowiec

Authors

  1. Kris Gaj
  2. Pawel Chodowiec

Editor information

Editors and Affiliations

  1. Gemplus Card International, 34 rue Guynemer, 92447, Issy les Moulineaux, France
    David Naccache

Rights and permissions

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gaj, K., Chodowiec, P. (2001). Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. In: Naccache, D. (eds) Topics in Cryptology — CT-RSA 2001. CT-RSA 2001. Lecture Notes in Computer Science, vol 2020. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45353-9\_8

Download citation

Keywords

These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Publish with us