FEADS: A Framework for Exploring the Application Design Space on Network Processors (original) (raw)

Access this article

Log in via an institution

Subscribe and save

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. T. Blickle, J. Teich, and L. Thiele, System-Level Synthesis Using Evolutionary Algorithms, in Design Automation for Embedded Systems, 1998.
  2. M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju. Shangri-La, Achieving High Performance from Compiled Network Applications While Enabling Ease of Programming, in ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation (PLDI), June 2005.
  3. R. Ennals, R. Sharp, and A. Mycroft, Task Partitioning for Multi-Core network processors, in International Conference on Compiler Construction (CC), 2005.
  4. M. Franklin and S. Datar, Pipeline Task Scheduling on Network Processors, in Proceedings of Third Workshop on Network Processors, 2004.
  5. Garber L. (2000). Denial of Service Attacks Rip the Internet. IEEE Comput 33(4): 12–17
    Google Scholar
  6. S. Govind and R. Govindarajan, Performance Modeling and Architecture Exploration of Network Processors. in Proceedings of the International Conference on Quantitative Evaluation of Systems, Torino, Italy, 2005.
  7. Hu T.C. (1961). Parallel Sequencing and Assembly Line Problems. Oper. Res. 9(6): 841–848
    Article Google Scholar
  8. Intel Corp, Intel IXP1200 Network processor family.
  9. Intel Corp, Intel IXP2400 Hardware reference manual.
  10. Intel Corp, Intel IXP2800 Hardware reference manual.
  11. Intel Corp, Intel IXP2850 Hardware reference manual.
  12. Kirkpatrick S., Gelatt C.D. Jr., Vecchi M.P. (1983). Optimization by Simulated Annealing. in Science 220, 598
    MathSciNet Google Scholar
  13. C. Kulkarni, M. Gries, C. Sauer, and K. Keutzer, Programming Challenges in Network Processor Deployment. in Proceedings of the 2003 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES03), 2003.
  14. M. Lam, Software Pipelining: An Effective Scheduling Technique for VLIW Machines, in Conference on Programming Language Design and Implementation, 1988.
  15. W. E. Leland, M. S. Taqqu, W. Willinger and D. Wilson, On the Self Similar Nature of Ethernet Traffic., Proc of SIGCOMM, Sept 1993.
  16. Lucent Technologies Inc, PayloadPlus Fast Pattern Processor, Apr. 2000. http://www.agere.com/support/non-nda/docs/FPPProductBrief.pdf
  17. Morris R., Kohler E., Jannotti J., Kaashoek M.F. (2000).The Click Modular Router. ACM Trans. Comput. Syst. 18(3): 263–297
    Article Google Scholar
  18. N. Shah, W. Plishker, and K. Keutzer. NP-Click, A Programming Model for the Intel IXP1200, in Proceesings of Second Workshop on Network Processors (NP2) at the Ninth International Symposium on High Performance Computer Architecture (HPCA9), 2003.
  19. L. Thiele, S. Chakraborty, M. Gries, and S. Kunzli, Design Space Exploration of Network Processor Architectures., in Proceedings of First Workshop on Network Processors at the Eighth International Symposium on High Performance Compter Architecture (HPCA8), 2002.
  20. V. Van Dongen, G. Gao, and Q. Ning, A Polynomial Time Method for Optimal Software Pipelining., in Proceedings of the Second Joint International Conference on Vector and Parallel Processing: Parallel Processing, 1992.
  21. J. Wang and C. Eisenbeis, Decomposed Software Pipelining: A New Approach to Exploit Instruction Level Parallelism for Loop Programs., in Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, Vol. A-23, 1993.
  22. N. Weng and T. Wolf, Pipelining versus Multiprocessors: Choosing the Right Network Processor System Topology, in Proceedings of Advanced Networking and Communications Hardware Workshop (ANCHOR 2004) in conjunction with the 31st Annual International Symposium on Computer Architecture (ISCA 2004), June 2004.
  23. W. M. Zuberek, Modeling Using Timed Petri nets—Event-Driven Simulation, Technical Report No. 9602, Department of Computer Science, Memorial University of Newfoundland, St. John’s, Canada, 1996. ftp://ftp.ca.mun.ca/pub/techreports/ tr-9602.ps.Z.

Download references