Operation Merging for Hardware Implementations of Fast Polar Decoders (original) (raw)

References

  1. Ercan, F., Condo, C., Gross, W.J. (2017). Reduced-memory high-throughput fast-SSC polar code decoder architecture. In 2017 IEEE International Workshop on Signal Processing Systems (SiPS) (pp. 1–6). https://doi.org/10.1109/SiPS.2017.8110014.
  2. Arıkan, E. (2009). Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels. IEEE Transactions on Information Theory, 55(7), 3051–3073. https://doi.org/10.1109/TIT.2009.2021379.
    Article MathSciNet MATH Google Scholar
  3. Alamdar-Yazdi, A., & Kschischang, F.R. (2011). A simplified successive-cancellation decoder for polar codes. IEEE Communications Letters, 15(12), 1378–1380. https://doi.org/10.1109/LCOMM.2011.101811.111480.
    Article Google Scholar
  4. Sarkis, G., Giard, P., Vardy, A., Thibeault, C., Gross, W.J. (2014). Fast polar decoders: Algorithm and implementation. IEEE Journal on Selected Areas in Communications, 32(5), 946–957. https://doi.org/10.1109/JSAC.2014.140514.
    Article Google Scholar
  5. Pamuk, A., & Arıkan, E. (2013). A two phase successive cancellation decoder architecture for polar codes In 2013 IEEE International Symposium on Information Theory (pp. 957–961). https://doi.org/10.1109/ISIT.2013.6620368.
  6. Giard, P., Sarkis, G., Thibeault, C., Gross, W.J. (2016). Multi-mode unrolled architectures for polar decoders. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(9), 1443–1453. https://doi.org/10.1109/TCSI.2016.2586218.
    Article MathSciNet Google Scholar
  7. Giard, P., Balatsoukas-Stimming, A., Sarkis, G., Thibeault, C., Gross, W.J. (2016). Fast low-complexity decoders for low-rate polar codes, Journal of Signal Processing Systems, (pp. 1–11). Berlin: Springer. https://doi.org/10.1007/s11265-016-1173-y.
    Google Scholar
  8. Hashemi, S.A., Condo, C., Ercan, F., Gross, W.J. (2017). Memory-Efficient Polar decoders. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (pp. 604–615). https://doi.org/10.1109/JETCAS.2017.2764421.
  9. Hashemi, S.A., Condo, C., Gross, W.J. (2016). A fast polar code list decoder architecture based on sphere decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(12), 2368–2380. https://doi.org/10.1109/TCSI.2016.2619324.
    Article Google Scholar
  10. Hashemi, S.A., Condo, C., Gross, W.J. (2017). Fast and flexible successive-cancellation list decoders for polar codes. IEEE Transactions on Signal Processing, 65(21), 5756–5769. https://doi.org/10.1109/TSP.2017.2740204.
    Article MathSciNet MATH Google Scholar
  11. Hanif, M., & Ardakani, M. (2017). Fast successive-cancellation decoding of polar codes: Identification and decoding of new nodes. IEEE Communications Letters, 21(11), 2360–2363. https://doi.org/10.1109/LCOMM.2017.2740305.
    Article Google Scholar
  12. Yoon, H.Y., & Kim, T.H. (2018). Efficient successive-cancellation polar decoder based on redundant llr representation. IEEE Transactions on Circuits and Systems II: Express Briefs, PP(99), 1–1. https://doi.org/10.1109/TCSII.2018.2811378.
    Google Scholar
  13. Leroux, C., Raymond, A.J., Sarkis, G., Gross, W.J. (2013). A semi-parallel successive-cancellation decoder for polar codes. IEEE Transactions on Signal Processing, 61(2), 289–299. https://doi.org/10.1109/TSP.2012.2223693.
    Article MathSciNet MATH Google Scholar
  14. Yuan, B., & Parhi, K.K. (2014). Low-latency successive-cancellation polar decoder architectures using 2-bit decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(4), 1241–1254. https://doi.org/10.1109/TCSI.2013.2283779.
    Article Google Scholar
  15. Mishra, A., Raymond, A.J., Amaru, L.G., Sarkis, G., Leroux, C., Meinerzhagen, P., Burg, A., Gross, W.J. (2012). A successive cancellation decoder ASIC for a 1024-bit polar code in 180nm CMOS. In Proceedings of IEEE Asian Solid State Circuits Conf. (A-SSCC) (pp. 205–208). https://doi.org/10.1109/IPEC.2012.6522661.
  16. Dizdar, O., & Arkan, E. (2016). A high-throughput energy-efficient implementation of successive cancellation decoder for polar codes using combinational logic. IEEE Transactions on Circuits and Systems I, Regular Papers, 63 (3), 436–447. https://doi.org/10.1109/TCSI.2016.2525020.
    Article MathSciNet Google Scholar
  17. Fan, Y., & Tsui, C.Y. (2014). An efficient partial-sum network architecture for semi-parallel polar codes decoder implementation. IEEE Transactions on Signal Processing, 62(12), 3165–3179. https://doi.org/10.1109/TSP.2014.2319773.
    Article MathSciNet MATH Google Scholar
  18. 3GPP, NR; Multiplexing and Channel Coding, Technical Report TS 38.212 V15.2.0 Release 15 January 2018.
  19. Hashemi, S.A., Condo, C., Ercan, F., Gross, W.J. (2017). On the performance of polar codes for 5G eMBB control channel. In 51st Asilomar Conference on Signals, Systems, and Computers (pp. 1764–1768).
  20. Sharma, A., & Salim, M. (2017). Polar code: The channel code contender for 5G scenarios. In International Conference on Computer, Communications and Electronics (Comptelix) (pp. 676–682).
  21. Sybis, M., Wesolowski, K., Jayasinghe, K., Venkatasubramanian, V., Vukadinovic, V. (2016). Channel coding for ultra-reliable low-latency communication in 5G systems. In IEEE 84th Vehicular Technology Conference (VTC-Fall) (pp. 1–5).

Download references