Emerging Memory Technologies for Data Storage and Brain-Inspired Computation: A Global View with Indian Research Insights with a Focus on Resistive Memories (original) (raw)
Ielmini D, Wong H-SP (2018) In-memory computing with resistive switching devices. Nat Electron 1:333–343 Google Scholar
Chen Y-H, Krishna T, Emer JS, Sze V (2016) Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Sol-State Circuits 52:127–138 ADS Google Scholar
Jouppi NP, Young C, Patil N, Patterson D, Agrawal G, Bajwa R, Bates S, Bhatia S, Boden N, Borchers A, et al (2017) In-datacenter performance analysis of a tensor processing unit. In: Proceedings of the 44th annual international symposium on computer architecture
Pawlowski JT (2011) Hybrid memory cube (HMC). In: 2011 IEEE Hot chips 23 symposium (HCS)
Lee DU, Kim KW, Kim KW, Kim H, Kim JY, Park YJ, Kim JH, Kim DS, Park HB, Shin JW, et al (2014) 25.2 A 1.2 V 8Gb 8-channel 128 GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV. In: 2014 IEEE international solid-state circuits conference digest of technical papers (ISSCC)
Goda A (2013) Opportunities and challenges of 3D NAND scaling. In: 2013 International symposium on VLSI technology, systems and application (VLSI-TSA)
Wong H-SP, Raoux S, Kim S, Liang J, Reifenberg JP, Rajendran B, Asheghi M, Goodson KE (2010) Phase change memory. Proc IEEE 98:2201–2227 Google Scholar
Burr GW, Breitwisch MJ, Franceschini M, Garetto D, Gopalakrishnan K, Jackson B, Kurdi B, Lam C, Lastras LA, Padilla A et al (2010) Phase change memory technology. J Vac Sci Technol B, Nanotechnol Microelectron: Mater, Process, Meas Phenom 28:223–262 Google Scholar
Zhang W, Mazzarello R, Wuttig M, Ma E (2019) Designing crystallization in phase-change materials for universal memory and neuro-inspired computing. Nat Rev Mater 4:150–168 ADS Google Scholar
Servalli G(2009) A 45 nm generation phase change memory technology. In: 2009 IEEE international electron devices meeting (IEDM)
Arnaud F, Zuliani P, Reynard JP, Gandolfo A, Disegni F, Mattavelli P, Gomiero E, Samanni G, Jahan C, Berthelon R, et al (2018) Truly innovative 28 nm FDSOI technology for automotive micro-controller applications embedding 16 MB phase change memory. In: 2018 IEEE international electron devices meeting (IEDM)
Zuliani P, Conte A, Cappelletti P (2019) The PCM way for embedded non volatile memories applications. In: 2019 symposium on VLSI circuits
Cheng H-Y, BrightSky M, Raoux S, Chen CF, Du PY, Wu JY, Lin YY, Hsu TH, Zhu Y, Kim S, et al (2013) Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application. In: 2013 IEEE international electron devices meeting
Zhu Y, Zhang Z, Song S, Xie H, Song Z, Li X, Shen L, Li L, Wu L, Liu B (2015) Ni-doped GST materials for high speed phase change memory applications. Mater Res Bull 64:333–336 Google Scholar
Zhu M, Wu L, Rao F, Song Z, Ren K, Ji X, Song S, Yao D, Feng S (2014) Uniform Ti-doped Sb2Te3 materials for high-speed phase change memory applications. Appl Phys Lett 104:053119 ADS Google Scholar
Redaelli A, Petroni E, Annunziata R (2022) Material and process engineering challenges in Ge-rich GST for embedded PCM. Mater Sci Semicond Process 137:106184 Google Scholar
Neale RG, Nelson DL, Moore GE (1970) Nonvolatile and reprogrammable, the read-mostly memory is here. Electronics 43:56–60 Google Scholar
Stanisavljevic M, Pozidis H, Athmanathan A, Papandreou N, Mittelholzer T, Eleftheriou E (2016) Demonstration of reliable triple-level-cell (TLC) phase-change memory. In: 2016 IEEE 8th international memory workshop (IMW)
Park S-K (2015) Technology scaling challenge and future prospects of DRAM and NAND flash memory. In: 2015 IEEE international memory workshop (IMW)
Shiratake S (2020) Scaling and performance challenges of future DRAM. In 2020 IEEE international memory workshop (IMW)
Zahoor F, Azni Zulkifli TZ, Khanday FA (2020) Resistive random access memory (RRAM): an overview of materials, switching mechanism, performance, multilevel cell (MLC) storage, modeling, and applications. Nanoscale res lett 15:1–26 Google Scholar
Hong X, Loy DJ, Dananjaya PA, Tan F, Ng C, Lew W (2018) Oxide-based RRAM materials for neuromorphic computing. J Mater Sci 53:8720–8746 ADS Google Scholar
Lee J, Schell W, Zhu X, Kioupakis E, Lu WD (2019) Charge transition of oxygen vacancies during resistive switching in oxide-based RRAM. ACS Appl Mater Interfaces 11:11579–11586 Google Scholar
Patel K, Cottom J, Bosman M, Kenyon AJ, Shluger AL (2019) An oxygen vacancy mediated Ag reduction and nucleation mechanism in SiO2 RRAM devices. Microelectron Reliab 98:144–152 Google Scholar
Sun B, Han X, Xu R, Qian K (2020) Uncovering the indium filament formation and dissolution in transparent ITO/SiN x/ITO resistive random access memory. ACS Appl Electron Mater 2:1603–1608 Google Scholar
Rowtu S, Sangani LD, Krishna MG (2018) The role of work function and band gap in resistive switching behaviour of ZnTe thin films. J Electron Mater 47:1620–1629 ADS Google Scholar
Zhang L, Xu H, Wang Z, Yu H, Ma J, Liu Y (2016) Coexistence of bipolar and unipolar resistive switching behaviors in the double-layer Ag/ZnS-Ag/CuAlO2/Pt memory device. Appl Surf Sci 360:338–341 ADS Google Scholar
Varun I, Bharti D, Raghuwanshi V, Tiwari SP (2017) Multi-temperature deposition scheme for improved resistive switching behavior of Ti/AlOx/Ti MIM structure. Sol State Ion 309:86–91 Google Scholar
Varun I, Bharti D, Mahato AK, Raghuwanshi V, Tiwari SP (2020) High-performance flexible resistive RAM with PVP: GO composite and ultrathin HfO x hybrid bilayer. IEEE Trans Electron Devices 67:949–954 ADS Google Scholar
Das M, Kumar A, Kumar S, Mandal B, Siddharth G, Kumar P, Htay MT, Mukherjee S (2020) Impact of interfacial SiO2 on dual ion beam sputtered Y2O3-based memristive system. IEEE Trans Nanotechnol 19:332–337 ADS Google Scholar
Niraula D, Karpov V (2018) Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations. J Appl Phys 124:174502 ADS Google Scholar
Wang Y-F, Lin Y-C, Wang I, Lin T-P, Hou T-H et al (2015) Characterization and modeling of nonfilamentary Ta/TaOx/TiO2/Ti analog synaptic device. Sci Rep 5:1–9 Google Scholar
Kumari C, Varun I, Tiwari SP, Dixit A (2020) Interfacial layer assisted, forming free, and reliable bipolar resistive switching in solution processed BiFeO3 thin films. AIP Adv 10:025110 ADS Google Scholar
Kumar S, Das M, Htay MT, Sriram S, Mukherjee S (2022) Electroforming-Free Y2O3 memristive crossbar array with low variability. ACS Appl Electron Mater 4:3080 Google Scholar
Jiménez-Molinos F, Villena MA, Roldán JB, Roldán AM (2015) A SPICE compact model for unipolar RRAM reset process analysis. IEEE Trans Electron Devices 62:955–962 ADS Google Scholar
Gao S, Liu G, Chen Q, Xue W, Yang H, Shang J, Chen B, Zeng F, Song C, Pan F et al (2018) Improving unipolar resistive switching uniformity with cone-shaped conducting filaments and its logic-in-memory application. ACS Appl Mater Interfaces 10:6453–6462 Google Scholar
Shaarawy N, Emara A, El-Naggar AM, Elbtity ME, Ghoneima M, Radwan AG (2018) Design and analysis of 2T2M hybrid CMOS-memristor based RRAM. Microelectron J 73:75–85 Google Scholar
Wu Q, Yang G, Lu C, Xu G, Wang J, Dang B, Gong Y, Shi X, Chuai X, Lu N et al (2019) Room temperature-processed a-IGZO Schottky diode for rectifying circuit and bipolar 1D1R crossbar applications. IEEE Trans Electron Devices 66:4087–4091 ADS Google Scholar
Woo J, Lee D, Koo Y, Hwang H (2017) Dual functionality of threshold and multilevel resistive switching characteristics in nanoscale HfO2-based RRAM devices for artificial neuron and synapse elements. Microelectron Eng 182:42–45 Google Scholar
Panwar N, Kumbhare P, Singh AK, Venkataramani N, Ganguly U (2014) Effect of morphological change on unipolar and bipolar switching characteristics in Pr0. 7Ca0. 3MnO3 based RRAM. MRS Online Proc Libr 1729:47–52 Google Scholar
Beckmann K, Holt J, Manem H, Van Nostrand J, Cady NC (2016) Nanoscale hafnium oxide rram devices exhibit pulse dependent behavior and multi-level resistance capability. Mrs Adv 1:3355–3360 Google Scholar
Chang W-Y, Liao J-H, Lo Y-S, Wu T-B (2009) Resistive switching characteristics in Pr 0.7 Ca 0.3 MnO3 thin films on LaNiO3-electrodized Si substrate. Appl Phys Lett 94:172107 ADS Google Scholar
Hansen M, Ziegler M, Kolberg L, Soni R, Dirkmann S, Mussenbrock T, Kohlstedt H (2015) A double barrier memristive device. Sci Rep 5:13753 ADS Google Scholar
Wang I-T, Lin Y-C, Wang Y-F, Hsu C-W, Hou T-H (2014) 3D synaptic architecture with ultralow sub-10 fJ energy per spike for neuromorphic computation. In: 2014 IEEE international electron devices meeting
Wei Z, Kanzawa Y, Arita K, Katoh Y, Kawai K, Muraoka S, Mitani S, Fujii S, Katayama K, Iijima M, et al (2008) Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism. In: 2008 IEEE international electron devices meeting
Milo V, Glukhov A, Perez E, Zambelli C, Lepri N, Mahadevaiah MK, Quesada EP-B, Olivo P, Wenger C, Ielmini D (2021) Accurate program/verify schemes of resistive switching memory (RRAM) for in-memory neural network circuits. IEEE Trans Electron Devices 68:3832–3837 ADS Google Scholar
Chiu Y-C, Hu H-W, Lai L-Y, Huang T-Y, Kao H-Y, Chang K-T, Ho M-S, Chou C-C, Chih Y-D, Chang T-Y, Chang M-F (2019) A 40 nm 2 Mb ReRAM macro with 85% reduction in forming time and 99% reduction in page-write time using auto-forming and auto-write schemes. In: 2019 symposium on VLSI technology
Wang W-G, Li M, Hageman S, Chien CL (2012) Electric-field-assisted switching in magnetic tunnel junctions. Nat Mater 11:64–68 ADS Google Scholar
Zhao WS, Zhang Y, Lakys Y, Klein J-O, Etiemble D, Revelosona D, Chappert C, Torres L, Cargnini LV, Brum RM, et al (2011) Embedded MRAM for high-speed computing. In: 2011 IEEE/IFIP 19th international conference on VLSI and system-on-chip
Apalkov D, Khvalkovskiy A, Watts S, Nikitin V, Tang X, Lottis D, Moon K, Luo X, Chen E, Ong A et al (2013) Spin-transfer torque magnetic random access memory (STT-MRAM). ACM J Emerg Technol Comput Syst 9:1–35 Google Scholar
Cai H, Guo Y, Liu B, Zhou M, Chen J, Liu X, Yang J (2022) Proposal of analog in-memory computing with magnified tunnel magnetoresistance ratio and universal STT-MRAM cell. IEEE Trans Circuits Syst I Regul Pap 69:1519–1531 Google Scholar
Prinzie J, Simanjuntak FM, Leroux P, Prodromakis T (2021) Low-power electronic technologies for harsh radiation environments. Nat Electron 4:243–253 Google Scholar
Worledge DC (2022) Spin-transfer-torque MRAM: the next revolution in memory. In: 2022 IEEE international memory workshop (IMW)
Garzón E, De Rose R, Crupi F, Teman A, Lanuzza M (2021) Exploiting STT-MRAMs for cryogenic non-volatile cache applications. IEEE Trans Nanotechnol 20:123–128 ADS Google Scholar
Nagel K, Aggarwal S, Shimon G, Ikegawa S, Mancoff F, Sun J (2021) STT-MRAM for Automotive Applications. In: 2021 IEEE 32nd magnetic recording conference (TMRC)
Chen CH, Chang C-Y, Weng C-H, Kuo T-H, Wang C-Y, Shih M-C, Chiang T-W, Lee Y-J, Wang R, Shen K-H et al (2021) Reliability and magnetic immunity of reflow-capable embedded STT-MRAM in 16 nm FinFET CMOS process. In: 2021 Symposium on VLSI Technology
Scott JF (2007) Applications of modern ferroelectrics. Science 315:954–959 ADS Google Scholar
Inoue N, Nakura T, Hayashi Y (2000) Low thermal-budget fabrication of sputtered-PZT capacitor on multilevel interconnects for embedded FeRAM. In: international electron devices meeting 2000. Technical digest. IEDM (Cat. No. 00CH37138)
Ghoneim MT, Zidan MA, Alnassar MY, Hanna AN, Kosel J, Salama KN, Hussain MM (2015) Thin PZT-based ferroelectric capacitors on flexible silicon for nonvolatile memory applications. Adv Electron Mater 1:1500045 Google Scholar
Ghoneim MT, Hussain MM (2015) Study of harsh environment operation of flexible ferroelectric memory integrated with PZT and silicon fabric. Appl Phys Lett 107:052904 ADS Google Scholar
Goux L, Russo G, Menou N, Lisoni JG, Schwitters M, Paraschiv V, Maes D, Artoni C, Corallo G, Haspeslagh L et al (2005) A highly reliable 3-D integrated SBT ferroelectric capacitor enabling FeRAM scaling. IEEE Trans Electron Devices 52:447–453 ADS Google Scholar
Yamaoka K, Iwanari S, Murakuki Y, Hirano H, Sakagami M, Nakakuma T, Miki T, Gohou Y (2005) A 0.9-V 1T1C SBT-based embedded nonvolatile FeRAM with a reference voltage scheme and multilayer shielded bit-line structure. IEEE J Sol-State Circuits 40:286–292 ADS Google Scholar
Müller J, Schröder U, Böscke TS, Müller I, Böttger U, Wilde L, Sundqvist J, Lemberger M, Kücher P, Mikolajick T et al (2011) Ferroelectricity in yttrium-doped hafnium oxide. J Appl Phys 110:114113 ADS Google Scholar
Böscke TS, Müller J, Bräuhaus D, Schröder U, Böttger U (2011) Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors. In: 2011 international electron devices meeting
Müller J, Yurchuk E, Schlösser T, Paul J, Hoffmann R, Müller S, Martin D, Slesazeck S, Polakowski P, Sundqvist J, et al (2012) Ferroelectricity in HfO 2 enables nonvolatile data storage in 28 nm HKMG. In: 2012 symposium on VLSI technology (VLSIT)
Yurchuk E, Muller J, Hoffmann R, Paul J, Martin D, Boschke R, Schlosser T, Muller S, Slesazeck S, van Bentum R, et al (2012) HfO2-based Ferroelectric Field-Effect Transistors with 260 nm channel length and long data retention. In: 2012 4th IEEE International Memory Workshop
Fan Z, Chen J, Wang J (2016) Ferroelectric HfO2-based materials for next-generation ferroelectric memories. J Adv Dielectr 6:1630003 Google Scholar
Okuno J, Kunihiro T, Konishi K, Maemura H, Shuto Y, Sugaya F, Materano M, Ali T, Kuehnel K, Seidel K, et al (2020) SoC compatible 1T1C FeRAM memory array based on ferroelectric Hf0. 5Zr0. 5O2. In: 2020 IEEE Symposium on VLSI Technology
Grenouillet L, Francois T, Coignus J, Vaxelaire N, Carabasse C, Triozon F, Richter C, Schroeder U, Nowak E (2020) Performance assessment of BEOL-integrated HfO 2-based ferroelectric capacitors for FeRAM memory arrays. In: 2020 IEEE Silicon Nanoelectronics Workshop (SNW)
Wang X, Mikolajick T, Grube M (2022) Assessment of Back-End-of-Line Compatibility of Sputtered HfO2-Based Ferroelectrics, physica status solidi (RRL)–Rapid Research Letters, p 2100572
Ganguly U, Lashkare S, Ganguly S (2020) India's Rise in Nanoelectronics Research, arXiv preprint arXiv: 2011.11251
Delhi P, Indigenous memory technology adoption for 180 nm CMOS production: a national milestone in semiconductor R&D, PIB Delhi, 2021 Aug 17. [Online]. Available: https://pib.gov.in/PressReleasePage.aspx?PRID=1746774
Burr GW, Shelby RM, Sebastian A, Kim S, Kim S, Sidler S, Virwani K, Ishii M, Narayanan P, Fumarola A, Sanches LL, Boybat I, Gallo ML, Moon K, Woo J, Hwang H, Leblebici Y (2017) Neuromorphic computing using non-volatile memory. Adv Phys: X 2:89–124 Google Scholar
Yu S, Wu Y, Jeyasingh R, Kuzum D, Wong H-SP (2011) An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation. IEEE Trans Electron Devices 58:2729–2737 ADS Google Scholar
Wu Y, Yu S, Wong H-SP, Chen Y-S, Lee H-Y, Wang S-M, Gu P-Y, Chen F, Tsai M-J (2012) AlOx-based resistive switching device with gradual resistance modulation for neuromorphic device application. In: 2012 4th IEEE international memory workshop
Yu S, Gao B, Fang Z, Yu H, Kang J, Wong H-SP (2013) A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. Adv Mater 25:1774–1779 Google Scholar
Yu S, Gao B, Fang Z, Yu H, Kang J, Wong H-SP (2012) A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modelling. In: 2012 International electron devices meeting
Jeong Y, Kim S, Lu WD (2015) Utilizing multiple state variables to improve the dynamic range of analog switching in a memristor. Appl Phys Lett 107:173105 ADS Google Scholar
Sarkar B, Lee B, Misra V (2015) Understanding the gradual reset in Pt/Al2O3/Ni RRAM for synaptic applications. Semicond Sci Technol 30:105014 ADS Google Scholar
Wang C, He W, Tong Y, Zhao R (2016) Investigation and manipulation of different analog behaviors of memristor as electronic synapse for neuromorphic applications. Sci Rep 6:22970 ADS Google Scholar
Panwar N, Rajendran B, Ganguly U (2017) Arbitrary spike time dependent plasticity (STDP) in memristor by analog waveform engineering. IEEE Electron Device Lett 38:740–743 ADS Google Scholar
Lashkare S, Panwar N, Kumbhare P, Das B, Ganguly U (2017) PCMO-based RRAM and NPN bipolar selector as synapse for energy efficient STDP. IEEE Electron Device Lett 38:1212–1215 ADS Google Scholar
Bi G-Q, Poo M-M (2001) Synaptic modification by correlated. Annu Rev Neurosci 24:139–166 Google Scholar
Suri M, Bichler O, Querlioz D, Cueto O, Perniola L, Sousa V, Vuillaume D, Gamrat C, DeSalvo B (2011) Phase change memory as synapse for ultra-dense neuromorphic systems: application to complex visual pattern extraction. In: 2011 international electron devices meeting
Ambrogio S, Ciocchini N, Laudato M, Milo V, Pirovano A, Fantini P, Ielmini D (2016) Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses. Front Neurosci 10:56 Google Scholar
Boybat I, Le Gallo M, Nandakumar SR, Moraitis T, Parnell T, Tuma T, Rajendran B, Leblebici Y, Sebastian A, Eleftheriou E (2018) Neuromorphic computing with multi-memristive synapses. Nat Commun 9:2514 ADS Google Scholar
Bichler O, Suri M, Querlioz D, Vuillaume D, DeSalvo B, Gamrat C (2012) Visual pattern extraction using energy-efficient “2-PCM synapse” neuromorphic architecture. IEEE Trans Electron Devices 59:2206–2214 ADS Google Scholar
Rzeszut P, Chȩciński J, Brzozowski I, Ziȩtek S, Skowroński W, Stobiecki T (2022) Multi-state MRAM cells for hardware neuromorphic computing. Sci Rep 12:7178 ADS Google Scholar
Vincent AF, Larroque J, Zhao WS, Romdhane NB, Bichler O, Gamrat C, Klein J-O, Galdin-Retailleau S, Querlioz D (2014) Spin-transfer torque magnetic memory as a stochastic memristive synapse. In: 2014 IEEE International symposium on circuits and systems (ISCAS)
Yu S, Hur J, Luo Y-C, Shim W, Choe G, Wang P (2021) Ferroelectric HfO\less{}{s}{u}b\greater{}{2}{}\less{}{/}{s}ub\greater{}{-}{b}ased synaptic devices: recent trends and prospects. Semicond Sci Technol 36:104001 ADS Google Scholar
Lederer M, Kämpfe T, Ali T, Müller F, Olivo R, Hoffmann R, Laleni N, Seidel K (2021) Ferroelectric field effect transistors as a synapse for neuromorphic application. IEEE Trans Electron Devices 68:2295–2300 ADS Google Scholar
Ma C, Luo Z, Huang W, Zhao L, Chen Q, Lin Y, Liu X, Chen Z, Liu C, Sun H, Jin X, Yin Y, Li X (2020) Sub-nanosecond memristor based on ferroelectric tunnel junction. Nat Commun 11:1439 ADS Google Scholar
Rajendran B, Liu Y, Seo J-S, Gopalakrishnan K, Chang L, Friedman DJ, Ritter MB (2013) Specifications of nanoscale devices and circuits for neuromorphic computational systems. IEEE Trans Electron Devices 60:246–253 ADS Google Scholar
Joubert A, Belhadj B, Héliot R (2011) A robust and compact 65 nm LIF analog neuron for computational purposes. In: 2011 IEEE 9th international new circuits and systems conference
Hynna KM, Boahen K (2007) Silicon neurons that burst when primed. In: 2007 IEEE international symposium on circuits and systems
Indiveri G, Chicca E, Douglas R (2006) A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans Neural Netw 17:211–221 Google Scholar
Wijekoon JHB, Dudek P (2008) Compact silicon neuron circuit with spiking and bursting behaviour. Neural Netw 21:524–534 Google Scholar
Dutta S, Kumar V, Shukla A, Mohapatra NR, Ganguly U (2017) Leaky integrate and fire neuron by charge-discharge dynamics in floating-body MOSFET. Sci Rep 7:1–7 Google Scholar
Schemmel J, Fieres J, Meier K (2008) Wafer-scale integration of analog neural networks. In: 2008 IEEE international joint conference on neural networks (IEEE world congress on computational intelligence)
Indiveri G, Linares-Barranco B, Legenstein R, Deligeorgis G, Prodromakis T (2013) Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology 24:384010 ADS Google Scholar
Indiveri G, Linares-Barranco B, Hamilton TJ, Schaik AV, Etienne-Cummings R, Delbruck T, Liu S-C, Dudek P, Häfliger P, Renaud S et al (2011) Neuromorphic silicon neuron circuits. Front neurosci 5:73 Google Scholar
Choudhary S, Sloan S, Fok S, Neckar A, Trautmann E, Gao P, Stewart T, Eliasmith C, Boahen K (2012) Silicon neurons that compute. In: International conference on artificial neural networks
Merolla PA, Arthur JV, Alvarez-Icaza R, Cassidy AS, Sawada J, Akopyan F, Jackson BL, Imam N, Guo C, Nakamura Y et al (2014) A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345:668–673 ADS Google Scholar
Tuma T, Pantazi A, Le Gallo M, Sebastian A, Eleftheriou E (2016) Stochastic phase-change neurons. Nat Nanotechnol 11:693–699 ADS Google Scholar
Averbeck BB, Latham PE, Pouget A (2006) Neural correlations, population coding and computation. Nat Rev Neurosci 7:358–366 Google Scholar
Maass W (2014) Noise as a resource for computation and learning in networks of spiking neurons. Proc IEEE 102:860–880 Google Scholar
Borst A, Theunissen FE (1999) Information theory and neural coding. Nat Neurosci 2:947–957 Google Scholar
Pouget A, Dayan P, Zemel R (2000) Information processing with population codes. Nat Rev Neurosci 1:125–132 Google Scholar
Modha DS, Ananthanarayanan R, Esser SK, Ndirango A, Sherbondy AJ, Singh R (2011) Cognitive computing. Commun ACM 54:62–71 Google Scholar
Liu X, Biju KP, Bourim EM, Park S, Lee W, Shin J, Hwang H (2010) Low programming voltage resistive switching in reactive metal/polycrystalline Pr0. 7Ca0. 3MnO3 devices. Sol State Commun 150:2231–2235 ADS Google Scholar
Chang W-Y, Liao J-H, Lo Y-S, Wu T-B (2009) Resistive switching characteristics in Pr0.7Ca0.3MnO3 thin films on LaNiO3-electrodized Si substrate. Appl Phys Lett 94:172107 ADS Google Scholar
Lashkare S, Chouhan S, Chavan T, Bhat A, Kumbhare P, Ganguly U (2018) PCMO RRAM for integrate-and-fire neuron in spiking neural networks. IEEE Electron Device Lett 39:484–487 ADS Google Scholar
Pickett MD, Medeiros-Ribeiro G, Williams RS (2013) A scalable neuristor built with Mott memristors. Nat Mater 12:114–117 ADS Google Scholar
Lin J, Sonde S, Chen C, Stan L, Achari KVLV, Ramanathan S, Guha S et al (2016) Low-voltage artificial neuron using feedback engineered insulator-to-metal-transition devices. In: 2016 IEEE international electron devices meeting (IEDM)
Chakraborty I, Jaiswal A, Saha AK, Gupta SK, Roy K (2020) Pathways to efficient neuromorphic computing with non-volatile memory technologies. Appl Phys Rev 7:021308 Google Scholar
Sengupta A, Roy K (2018) Neuromorphic computing enabled by physics of electron spins: prospects and perspectives. Appl Phys Express 11:030101 ADS Google Scholar
Jaiswal A, Roy S, Srinivasan G, Roy K (2017) Proposal for a leaky-integrate-fire spiking neuron based on magnetoelectric switching of ferromagnets. IEEE Trans Electron Devices 64:1818–1824 ADS Google Scholar
Lashkare S, Kumbhare P, Saraswat V, Ganguly U (2018) Transient joule heating-based oscillator neuron for neuromorphic computing. IEEE Electron Device Lett 39:1437–1440 ADS Google Scholar
Gray CM (1994) Synchronous oscillations in neuronal systems: mechanisms and functions. J Comput Neurosci 1:11–38 Google Scholar
Jackson TC, Sharma AA, Bain JA, Weldon JA, Pileggi L (2015) Oscillatory neural networks based on TMO nano-oscillators and multi-level RRAM cells. IEEE J Emerg Select Top Circuit Syst 5:230–241 ADS Google Scholar
Zhou Y, Chen X, Ko C, Yang Z, Mouli C, Ramanathan S (2013) Voltage-triggered ultrafast phase transition in vanadium dioxide switches. IEEE Electron Device Lett 34:220–222 ADS Google Scholar
Torrejon J, Riou M, Araujo FA, Tsunegi S, Khalsa G, Querlioz D, Bortolotti P, Cros V, Yakushiji K, Fukushima A, Kubota H, Yuasa S, Stiles MD, Grollier J (2017) Neuromorphic computing with nanoscale spintronic oscillators. Nature 547:428–431 Google Scholar
Sharma AA, Bain JA, Weldon JA (2015) Phase coupling and control of oxide-based oscillators for neuromorphic computing. IEEE J Explor Sol-State Comput Devices Circuits 1:58–66 ADS Google Scholar
Shukla N, Parihar A, Freeman E, Paik H, Stone G, Narayanan V, Wen H, Cai Z, Gopalan V, Engel-Herbert R et al (2014) Synchronized charge oscillations in correlated electron systems. Sci Rep 4:1–6 Google Scholar
Gao Y, Ranasinghe DC, Al-Sarawi SF, Kavehei O, Abbott D (2016) Emerging physical unclonable functions with nanotechnology. IEEE Access 4:61–80 Google Scholar
Di Ventra M, Pershin YV (2013) The parallel approach. Nat Phys 9:200–202 Google Scholar
Indiveri G, Liu S-C (2015) Memory and information processing in neuromorphic systems. Proc IEEE 103:1379–1397 Google Scholar
Gao S, Zeng F, Wang M, Wang G, Song C, Pan F (2015) Implementation of complete boolean logic functions in single complementary resistive switch. Sci Rep 5:15467 ADS Google Scholar
Balatti S, Ambrogio S, Ielmini D (2015) Normally-off logic based on resistive switches—part I: logic gates. IEEE Trans Electron Devices 62:1831–1838 ADS Google Scholar
Rosezin R, Linn E, Kugeler C, Bruchhaus R, Waser R (2011) Crossbar logic using bipolar and complementary resistive switches. IEEE Electron Device Lett 32:710–712 ADS Google Scholar
Siemon A, Breuer T, Aslam N, Ferch S, Kim W, van den Hurk J, Rana V, Hoffmann-Eifert S, Waser R, Menzel S, Linn E (2015) Realization of boolean logic functionality using redox-based memristive devices. Adv Func Mater 25:6414–6423 Google Scholar
Bhattacharjee D, Siemon A, Linn E, Chattopadhyay A (2017) Efficient complementary resistive switch-based crossbar array booth multiplier. Microelectron J 64:78–85 Google Scholar
Lashkare S, Subramoney S, Ganguly U (2020) Nanoscale side-contact enabled three terminal Pr0.7Ca0.3MnO3 resistive random access memory for in-memory computing. IEEE Electron Device Lett 41:1344–1347 ADS Google Scholar
Jing Q, Vasilakos AV, Wan J, Lu J, Qiu D (2014) Security of the internet of things: perspectives and challenges. Wirel Netw 20:2481–2501 Google Scholar
Herder C, Yu M-D, Koushanfar F, Devadas S (2014) Physical unclonable functions and applications: a tutorial. Proc IEEE 102:1126–1141 Google Scholar
Gassend B, Clarke D, Van Dijk M, Devadas S (2002) Silicon physical random functions. In: proceedings of the 9th ACM conference on computer and communications security
Suh GE, Devadas S (2007) Physical unclonable functions for device authentication and secret key generation. In: 2007 44th ACM/IEEE design automation conference
Maes R (2013) Physically unclonable functions: constructions, properties and applications, Springer Science & Business Media
Chen A (2015) Comprehensive assessment of RRAM-based PUF for hardware security applications. In: 2015 IEEE international electron devices meeting (IEDM)
Zhang L, Fong X, Chang C-H, Kong ZH, Roy K (2014) Highly reliable memory-based Physical Unclonable Function using Spin-Transfer Torque MRAM. In: 2014 IEEE international symposium on circuits and systems (ISCAS)
Garg A, Kim TT (2014) Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect. In: 2014 IEEE international symposium on circuits and systems (ISCAS)
Sadana S, Lele A, Tsundus S, Kumbhare P, Ganguly U (2018) A highly reliable and unbiased PUF based on differential OTP memory. IEEE Electron Device Lett 39:1159–1162 ADS Google Scholar