Multichip Module Diagnosis by Product-Code Signatures (original) (raw)

References

1. J.K. Hagge and R.J. Wagner, “High-Yield Assembly of Multichip Modules Through Known-Good IC's and Effective Test Strategies,” Proc. IEEE, Dec. 1992, Vol. 80, No.12, pp. 1965–1994.
   Google Scholar
2. R.R. Tummala, “Multichip Packaging—A Tutorial,” Proc. IEEE, Dec. 1992, Vol. 80, No.12, pp. 1924–1941.
   Google Scholar
3. J.W. Balde, “Crisis in Technology: The Questionable U.S. Ability to Manufacture Thin-Film Multichip Modules,” Proc. IEEE, Dec. 1992, Vol. 80, No.12, pp. 1995–2002.
   Google Scholar
4. R.G. Bennetts, Design of Testable Logic Circuit, Reading MA, Addison-Wesley, 1984.
   Google Scholar
5. R.A. Frohwerk, “Signature Analysis: A New Digital Field Service Method,” Hewlett-Packard J., Vol. 28, No.9, pp. 2–8, 1977.
   Google Scholar
6. A. Flint, “Test Strategies for a Family of Complex MCMs,” Proc. IEEE Int’l Test Conf., 1994, pp. 436–445.
7. Y. Zorian, “AUniversal Testability for Multichip Modules Based on BIST and Boundary-Scan,” IEEE Int’l Conf. on Computer Design, Oct. 1992, pp. 59–66.
8. D.K. Pradhan (ed.), Fault-Tolerant Computing: Theory and Techniques, Vol. 1, Englewood Cliffs, N.J., Prentice-Hall, 1986.
   Google Scholar
9. P.H. Bardell, W.H. McAnney, and J. Savir, Built-in Test for VLSI: Pseudorandom Techniques, New York, Wiley, 1987.
   Google Scholar
10. H. Fujiwara, Logic Testing and Design for Testability, Cambridge MA, MIT Press, 1986.
    Google Scholar
11. T.W. Williams et al. “Aliasing Errors in Signature Analysis,” IEEE Design Test Mag., pp. 39–45, Apr. 1987.
12. M.G. Karpovsky and P. Nagvajara, “Design of Self-Diagnostic Boards by Signature Analysis,” IEEE Trans. Indus. Electrons., Vol. 36 No.2, pp. 241–245, May 1989.
    Google Scholar
13. P. Nagvajara and M.G. Karpovsky, “Built-In Self-Diagnostic Read-Only-Memories,” Proc. Int. Test Conf., 1991, pp. 695–703.
14. Y. Zorian and A. Ivanov, “An Effective BIST Scheme for ROM's,” IEEE Trans. Comput., Vol. 41, No.5, pp. 646–653, May 1992.
    Google Scholar
15. Y. Zorian, “A Structure Testability Approach for Multi-Chip Modules Based on BIST and Boundary-Scan,” IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B, Vol. 17, No.3, Aug. 1994.
16. C. Gauthron, “At-Speed Testing of ASIC,” Proc. IEEE VLSI Test Symp., 1991, pp. 249–253.
17. F.P. Preparata, G. Metze, and R. T. Chien, “On the Connection Assignment Problem of Diagnosable Systems,” IEEE Trans. on Comput., Vol. C-16, pp. 848–854, Dec. 1967.
    Google Scholar
18. C.R. Kime, “An Analysis Model for Digital System Diagnosis,” IEEE Trans. on Comput., Vol. C-19, No.11, pp. 1063–1073, Nov. 1970.
    Google Scholar
19. C. Kime, “An Abstract Model for System Fault Diagnosis,” IEEE Trans. Comput., Vol. C-28, No.11, pp. 1063–1073, Nov. 1979.
    Google Scholar
20. J. Rusell and C. Kime, “System Fault Diagnosis: Closure and Diagnosibility With Repair,” IEEE Trans. Comput., Vol. C-24, No.11, pp. 1078–1089, Nov. 1975.
    Google Scholar
21. J. Rusell and C. Kime, “System Diagnosis: Masking, Exposure, and DiagnosibilityWithout Repair,” IEEE Trans. Comput., Vol. C-24, No.12, pp. 1155–1161, Dec. 1975.
    Google Scholar
22. J. Smith, “Universal System Diagnosis Algorithms,” IEEE Trans. Comput., Vol. C-28, No.5, pp. 374–378, Nov. 1979.
    Google Scholar
23. C. Holt and J. Smith,“Diagnosis of Systems With Asymmetric Invalidation,” IEEE Trans. Comput., Vol. C-30, No.9, pp. 679–690, Sept. 1981.
    Google Scholar
24. C.M. Maunder and R.E. Tulloss, (eds.), The Test Access Port and Boundary Scan Architecture, IEEE Computer Society Press, 1990.
25. R.G. Bennetts and A. Osseyran, “IEEE Standard 1149.1-1990 on Boundary Scan: History, Literature Survey, and Current Status,” Journal of Electronic Testing: Theory and Applications, Vol. 2. No.1, pp. 11–25, 1991.
    Google Scholar
26. K. Iwasaki, T. Fujiwara, and T. Kasami, “A Defect-Tolerant Design for Mask ROMs,” Proc. IEEE VLSI Test Symp., 1992, pp. 171–175.
27. P. Nagvajara and M.G. Karpovsky, “Built-In Self-Diagnostic Read-only-memories,” Proc. IEEE Int’l Test Conf., 1991, pp. 695–703.
28. S. Lin and D. J. Cosetllo Jr., Error Control Coding, Englewood Cliffs, NJ, Prentice-Hall, 1983.
    Google Scholar
29. W.W. Peterson and E. J. Weldon Jr. Error-Correcting Codes, 2nd Ed. Cambridge, MA, MIT, 1972.
    Google Scholar
30. P. Nagvajara and J. Lin, “Diagnostic Probes Based on Product-Code Signatures,” submitted, IEEE Comput. Trans., Dec. 1993.
31. H.F. Mattson, Jr., Discrete Mathematics with Applications, New York, Wiley, 1993.
    Google Scholar

Download references