An Efficient Logic Equivalence Checker for Industrial Circuits (original) (raw)

Access this article

Log in via an institution

Subscribe and save

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. C.H. Malley and M. Dieudonne, “Logic Verification Methodology for Power PC Microprocessors, ” Proc. of the 32nd Design Automation Conference, pp. 234–240.
  2. C. Pixley, N.R. Strader, W.C. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, “Commercial Design Verification: Methodology and Tools, ” Proc. of International Test Conference, 1996, pp. 839–848.
  3. R.E. Bryant, “Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis, ” Proc. of International Conference on Computer Aided Design, 1991, pp. 350–353.
  4. R.E. Bryant, “Graph-Based Algorithms for Boolean Function Manipulation, ” IEEE Trans. on Computers, Vol. C-35, pp. 677–691, Aug. 1986.
    Google Scholar
  5. C.L. Berman and L.H. Trevillyan, “Functional Comparison of Logic Designs for VLSI circuits, ” Proc. of International Conference of Computer Aided Design, 1989, pp. 456–459.
  6. J. Jain, R. Mukherjee, and M. Fujita, “Advanced Verification Techniques Based on Learning, ” Proc. of Design Automation Conference, 1995, pp. 420–426.
  7. A. Kuehlmann and F. Krohm, “Equivalence Checking Using Cuts and Heaps, ” Proc. of Design Automation Conference, 1997, pp. 263–268.
  8. Y. Matsunaga, “An Efficient Equivalence Checker for Combinational Circuits, ” Proc. of Designs Automation Conference, 1996, pp. 629–634.
  9. D. Brand, “Verification of Large Synthesized Designs, ” Proc. of International Conference on Computer Aided Design, 1993, pp. 534–537.
  10. W. Kunz, “Hannibal: An Efficient Tool for Logic Verification Based on Recursive Learning, ” Proc. of International Conference on CAD, 1993, pp. 538–543.
  11. W. Kunz, D. Pradhan, and S.M. Reddy, “A Novel Framework for Logic Verification in a Synthesis Environment, ” IEEE Trans. on Computer-Aided Design of Intergrated Circuits and Systems, Vol. 15, No. 1, pp. 20–32, Jan. 1996.
    Google Scholar
  12. J.P. Roth, “Hardware Verification, ” IEEE Trans. on Computers, Vol. C-26, No. 12, pp. 1292–1294, Dec. 1977.
    Google Scholar
  13. E. Cerny and C. Mauras, “Tautology Checking Using Cross-Controllability and Cross-Observability Relations, ” Proc. of International Conference of Computer Aided Design, 1990, pp. 34–37.
  14. F. Brglez and H. Fujiwara, “A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN, ” Proc. of IEEE International Symposium on Circuits and Systems, 1985, pp. 695–698.
  15. E. Park and M.R. Mercer, “Switch Level ATPG Using Constraint-Guided Line Justification, ” Proc. of International Test Conference, 1993, pp. 616–625.
  16. J. Giraldi and M.L. Bushnell, “EST: The New Frontier in Automatic Test Pattern Generation, ” Proc. of 27th Design Automation Conf., 1990.
  17. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990.
  18. Collaborative Benchmarking Laboratory, “The Benchmark Archives at CBL (up to 1996), ” www.cbl.ncsu.edu/About Benchmarks/Benchmarks-upto-1996.html.

Download references