+-buried-layer (PBL) buried under the drain in the p-substrate region. A vertical n⁺n^-p^-p⁺ diode formed at the drain side helps deplete the n-drift region and lengthen the lateral drift distance, thus effectively increasing the device breakdown voltage (BV_DS) with negligible disturbances to the on-resistance (R_on) and RF performance as the PBL is far away from the carrier channel. Both theoretical analysis and simulations of PBL effects are demonstrated. Compared with the conventional device, the proposed RF-LDMOS device increase by 19.8% and 12.2% in BV_DS and BV_DS*f_t, respectively.">

A new high performance RF LDMOS with vertical n+n-p-p+ drain structure (original) (raw)

IEEE Account

Purchase Details

Profile Information

Need Help?

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2026 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.