Synthesis of auxiliary algorithms for preliminary assessment of stuck-at faults detection tests (original) (raw)
Access this article
Subscribe and save
- Starting from 10 chapters or articles per month
- Access and download chapters and articles from more than 300k books and 2,500 journals
- Cancel anytime View plans
Buy Now
Price excludes VAT (USA)
Tax calculation will be finalised during checkout.
Instant access to the full article PDF.
References
- Novichkov, S.V., Development Trends in Computer-Aided Design Means for Crystal-Based Systems, in Problemy razrabotki perspektivnykh mikroelektronnykh sistem (Design Problems of Promising Microelectronic Systems), Stempkovskii, A.L., Ed., Moscow: Inst. Probl. Proektir. Mikroelektron., 2005, pp. 412–418.
Google Scholar - Osnovy tekhnicheskoi diagnostiki (Principles of Technical Diagnostics), Parkhomenko, P.P., Ed., Moscow: Energiya, 1976.
Google Scholar - Automatic Test Pattern Generation (ATPG), http://www.siliconfareast.com/atpg.htm.
- Speranskii, D.V., Modelirovanie, testirovanie i diagnostika tsifrovykh ustroistv (Modeling, Testing and Diagnostics of Digital Devices), Moscow: Internet-Univ. Inform. Tekh. (INTUIT), 2012.
Google Scholar - Benso, A., Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation, New York: Kluwer, 2003.
MATH Google Scholar - Stepanov, Yu.L., Shchubarev, V.A., Bol’shakov, A.A., Kim, M.A., and Grishkin, V.M., A Preliminary Quality Assessment Method for Detection Tests, RF Patent RU 2 475 821, Byull. Izobret., 2013, no. 5.
Google Scholar - Khan, O.I., Bushnell, M.L., Devanathan, S.K., and Agrawal, V.D., SPARTAN: A Spectral and Information Theoretic Approach to Partial Scan, Proc. Int. Test Conf., 2007, pp. 21.1.1–21.1.10.
Google Scholar - Petrukhnova, G.V., Quality Criteria Synthesis for In-Circuit Tests Based on the Minimum Symmetry Principle, Tr. Mosk. Aviats. Inst. Mikroelektron. Inform., 1997, vol. 2, pp. 357–363.
Google Scholar - Petrukhnova, G.V., Software Development for Digital Nodes Checking Systems Based on Automorphisms of Test Sequences, Cand. Sci. (Eng.) Dissertation, Voronezh: State Technical Univ., 1999, p. 138.
Google Scholar - Tyurin, S.V., Podvalny, S.L., and Anikina, Yu.S., A Method of Testable Design of Logical Converters, in Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (Design Problems of Promising Micro- and Nanoelectronic Systems), Stempkovskii, A.L., Ed., Moscow: Inst. Probl. Proektir.Mikroelektron., 2010, pp. 36–41.
Google Scholar - Kinoshita, K., Asada, K., and Karatsu, O., Logic Design for VLSI, Tokyo: Iwanami Shoten Publishers, 1985. Translated under the title Logicheskoe proektirovanie SBIS, Moscow: Mir, 1988.
Google Scholar