A multiport page-memory architecture and a multiport disk-cache system (original) (raw)

Abstract

Everlasting demands for solutions to ever growing computation problems and demands for efficient means to manage and utilize sophisticated information have caused an increase in the amount of data necessary to handle a job, while drastic reduction in CPU prices is encouraging massive parallel architectures for gigantic data processing. These trends are increasing the importance of a large shared buffer memory with 103∼104 simultaneously accessible ports. This paper proposes a multiport page buffer architecture that allows 103∼104 concurrent accesses and causes no access conflict nor suspension. It consists of a set of memory banks and multistaged switching networks with controllers that control each row of the networks. Consecutive words in each page are stored orthogonally across banks. Memory interleaving may be applied to improve access rate in consecutive retrievals. When used as a disk cache memory, it decreases the number of disk accesses and increases both the page transfer rate and the maximum number of concurrent page accesses.

Access this article

Log in via an institution

Subscribe and save

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Boral, H. and Dewitt, D. J.: “Database machines: An idea whose time has passed? A critique of the future of database machines,” Database Machines, H. O. Leilich and M. Missikoff (eds.) (Springer-Verlag, Berlin) (1983) 166–187.
    Google Scholar
  2. Goke, L. R. and Lipovski, G. J.: “Banyan networks for partitioning multiprocessor system,” 1st Annual Symp. on Computer Architecture (Florida) (Jan., 1973) 21–28.
  3. Hockney, R. W. and Josshope, C. R.: Parallel Computers (Adam Hilger Ltd., Bristol) (1981).
    MATH Google Scholar
  4. Lawrie, D. H.: “Access alignment of data in an array processor,” IEEE Trans. Comput.,_C_-24 (1975) 1145–1155.
    Article MATH MathSciNet Google Scholar
  5. Parker, D. S. Jr.: “Notes on shuffle/exchange-type switching networks,” IEEE Trans. Comput.,_C_-29 (1980) 213–222.
    Article MATH MathSciNet Google Scholar
  6. Pease, M. C.: “The indirect binary n-cube microprocessor array,” IEEE Trans. Comput.,_C_-26 (1977) 458–473.
    Article MATH Google Scholar
  7. Pohm, A. V. and Agrawal, O. P.: High Speed Memory Systems (Reston Publ. Co., Reston) (1983).

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Hokkaido University, 060, Sapporo, Japan
    Yuzuru Tanaka

About this article

Cite this article

Tanaka, Y. A multiport page-memory architecture and a multiport disk-cache system.NGCO 2, 241–260 (1984). https://doi.org/10.1007/BF03037059

Download citation

Keywords