Feature: support bnxt ibgda by jhchouuu · Pull Request #64 · ROCm/mori (original) (raw)
and others added 27 commits
*suppot post wqe and poll cq *use new abi *successful build, pending debug
NOTE: bnxt dont use __be*, no need for conversion. TODO: modify lkey & rkey from uint64_t to uint32_t
successfully implemented the following ops for bnxt IBGDA: write, write inline, atomic CAS and FA, poll CQ and ringDB
NOTE: mlx5 recv ops need write dbr bnxt recv ops need ring doorbell(write header into dbr)
- TODO: confirm the latency value for multiple ring doorbell
NOTE: When multiple rapid writes to the doorbell will trigger cqe coaleasec and only return the subsequent cqe. use tools/bnxt_disable_cq_coal.sh to disable this func.
- still not sure how bnxt cqe behaves, so use the serial quiet for now
poll cqe hang WA
fix internode segFault
reduce memory overuse
add ShmemQuietThread in dispatch
Co-authored-by: jhchouuu jiahzhou@amd.com
Co-authored-by: Copilot 175728472+Copilot@users.noreply.github.com
Co-authored-by: Copilot 175728472+Copilot@users.noreply.github.com
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.Learn more about bidirectional Unicode characters
[ Show hidden characters]({{ revealButtonHref }})