Enable f16 and f128 in assembly on platforms that support it · Issue #125398 · rust-lang/rust (original) (raw)

Skip to content

Navigation Menu

• • GitHub Copilot Write better code with AI
  • GitHub Advanced Security Find and fix vulnerabilities
  • Actions Automate any workflow
  • Codespaces Instant dev environments
  • Issues Plan and track work
  • Code Review Manage code changes
  • Discussions Collaborate outside of code
  • Code Search Find more, search less
• Explore
  • Learning Pathways
  • Events & Webinars
  • Ebooks & Whitepapers
  • Customer Stories
  • Partners
  • Executive Insights
• • GitHub Sponsors Fund open source developers
  • The ReadME Project GitHub community articles
• • Enterprise platform AI-powered developer platform
• Pricing

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Sign up

Description

The below should work, but errors that f16 is not usable for registers:

#![feature(f16, f128)]

use core::arch::asm;

#[inline(never)] pub fn f32_to_f16(a: f32) -> f16 { a as f16 }

#[inline(never)] pub fn f32_to_f16_asm(a: f32) -> f16 { let ret: f16; unsafe { asm!( "fcvt {ret:h}, {a:s}", a = in(vreg) a, ret = lateout(vreg) ret, options(nomem, nostack), ); }

ret

}

On aarch64 the first function generates:

example::f32_to_f16::hc897184dfb47f3d6: fcvt h0, s0 ret

f16 types should be supported as a vreg on aarch64 in order to reproduce that code.

The following other platforms also apparently have some level of instruction support, but are less well documented:

• arm-*, armv7-*, aarch64-*, https://developer.arm.com/documentation/den0024/a/Porting-to-A64/Data-types
  • Add f16 inline ASM support for 32-bit ARM #126555
  • Enable f16 in assembly on aarch64 platforms that support it #127043
• PowerPC PowerISA apparently has a half-precision format according to section 7.3.2.1 https://files.openpower.foundation/s/dAYSdGzTfW4j2r2, but I can't get LLVM to emit any instructions for it. Per others, the VSX feature on PowerISA 3.1+ has conversion support for f16, and the SVP64 feature (which I can't find documented anywhere) adds full hardware support
• MIPS with the MSA extension...? https://s3-eu-west-1.amazonaws.com/downloads-mips/documents/MD00868-1D-MSA64-AFP-01.12.pdf section 3.1 says "16-bit floating-point storage format is supported through conversion instructions to/from 32-bit floating-point data.", I am unsure whether its vector registers have any special support
• riscv64gc with the Q extension: https://github.com/riscv/riscv-isa-manual/blob/riscv-isa-release-2023-05-23/src/q-st-ext.adoc
  • Add f16 inline ASM support for RISC-V #126530
• x86 specifies an ABI for these types, and AVX512fp16 can use them
  • Add f16 and f128 inline ASM support for x86 and x86-64 #126417

Additionally, for f128:

• s390x supports f128, referred to as "BFP Extended Format" in https://publibfp.dhe.ibm.com/epubs/pdf/a227832c.pdf. I am not sure if this comes with any special instructions.
• PowerPC with -Ctarget-cpu=pwr9 seems to have f128 support via instructions like xsaddqp

Tracking issue: #116909