Earl Swartzlander - Academia.edu (original) (raw)

Uploads

Papers by Earl Swartzlander

Research paper thumbnail of IEEE Transactions on Computers Volume 41 Issue 1

Research paper thumbnail of A Modified Partial Product Generator for Redundant Binary Multipliers

IEEE Transactions on Computers, 2015

Research paper thumbnail of High-Speed Computer Arithmetic

Computer Science and Software Engineering, 2014

Research paper thumbnail of Fused floating-point two-term sum-of-squares unit

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, 2013

ABSTRACT

Research paper thumbnail of Fused floating-point magnitude unit

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013

ABSTRACT

Research paper thumbnail of Hybrid pipelined and multiplexed FIR filter architecture

This paper presents a hybrid pipelined and multiplexed architecture for finite-duration impulse r... more This paper presents a hybrid pipelined and multiplexed architecture for finite-duration impulse response (FIR) filters used in real-time applications. The emphasis is placed on efficient hardware utilization, compared to conventional multiplexed or pipelined architectures. The multiply-...

Research paper thumbnail of Modular pipeline fast fourier transform

Research paper thumbnail of VLSI signal processing systems

The design of VLSI components and of digital signal-processing systems based on them is examined ... more The design of VLSI components and of digital signal-processing systems based on them is examined in a practical guide for graduate students of signal processing and practicing engineers. The developmental history of VLSI devices is reviewed, and chapters are devoted to VLSI design; VLSI architecture; the basic demands of signal processing; case studies of a digital FIR filter, a frequency-domain filter, and a custom VLSI design; and signal-processing networks. Photographs, drawings, block diagrams, and graphs are provided.

Research paper thumbnail of Voltage-controlled oscillator

Research paper thumbnail of Journal of VLSI Signal Processing Systems Volume 9 Issue 3

Research paper thumbnail of Absolute and Differential Temperature Monitors Developed for Apollo Space Experiments

IEEE Transactions on Geoscience Electronics, 1969

Research paper thumbnail of System-on-Chip Implementation of Signal Processors

Research paper thumbnail of Session 8 signal and data processing circuits

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2000

Research paper thumbnail of Merged arithmetic revisited

1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing, 2000

ABSTRACT

Research paper thumbnail of Negative two's complement numbering system

Research paper thumbnail of IEEE Transactions on Computers Volume 41 Issue 6

Research paper thumbnail of Method and apparatus for capacitance multiplication within a phase locked loop

Research paper thumbnail of The origins of digital computers: Selected papersedited by Brian Randell. 464 pages, diagrams, tables, 7×10 in. Springer-Verlag, New York, 1973, Price, $21.60. (approx. £10.80)

J Franklin Inst Eng Appl Math, 1976

Research paper thumbnail of Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors

General-purpose processors (GPPs) have been augmented with multime-dia extensions to improve perf... more General-purpose processors (GPPs) have been augmented with multime-dia extensions to improve performance on multimedia-rich workloads. These extensions operate in a single instruction multiple data (SIMD) fashion to ex-tract data level parallelism in multimedia and digital signal processing (DSP)applications. This dissertation consists of a comprehensive evaluation of theexecution characteristics of multimedia applications on SIMD enhanced GPPs,detection of bottlenecks in the execution

Research paper thumbnail of 11th Symposium on Computer Arithmetic, 29 June - 2 July 1993, Windsor, Canada, Proceedings

Research paper thumbnail of IEEE Transactions on Computers Volume 41 Issue 1

Research paper thumbnail of A Modified Partial Product Generator for Redundant Binary Multipliers

IEEE Transactions on Computers, 2015

Research paper thumbnail of High-Speed Computer Arithmetic

Computer Science and Software Engineering, 2014

Research paper thumbnail of Fused floating-point two-term sum-of-squares unit

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, 2013

ABSTRACT

Research paper thumbnail of Fused floating-point magnitude unit

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013

ABSTRACT

Research paper thumbnail of Hybrid pipelined and multiplexed FIR filter architecture

This paper presents a hybrid pipelined and multiplexed architecture for finite-duration impulse r... more This paper presents a hybrid pipelined and multiplexed architecture for finite-duration impulse response (FIR) filters used in real-time applications. The emphasis is placed on efficient hardware utilization, compared to conventional multiplexed or pipelined architectures. The multiply-...

Research paper thumbnail of Modular pipeline fast fourier transform

Research paper thumbnail of VLSI signal processing systems

The design of VLSI components and of digital signal-processing systems based on them is examined ... more The design of VLSI components and of digital signal-processing systems based on them is examined in a practical guide for graduate students of signal processing and practicing engineers. The developmental history of VLSI devices is reviewed, and chapters are devoted to VLSI design; VLSI architecture; the basic demands of signal processing; case studies of a digital FIR filter, a frequency-domain filter, and a custom VLSI design; and signal-processing networks. Photographs, drawings, block diagrams, and graphs are provided.

Research paper thumbnail of Voltage-controlled oscillator

Research paper thumbnail of Journal of VLSI Signal Processing Systems Volume 9 Issue 3

Research paper thumbnail of Absolute and Differential Temperature Monitors Developed for Apollo Space Experiments

IEEE Transactions on Geoscience Electronics, 1969

Research paper thumbnail of System-on-Chip Implementation of Signal Processors

Research paper thumbnail of Session 8 signal and data processing circuits

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2000

Research paper thumbnail of Merged arithmetic revisited

1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing, 2000

ABSTRACT

Research paper thumbnail of Negative two's complement numbering system

Research paper thumbnail of IEEE Transactions on Computers Volume 41 Issue 6

Research paper thumbnail of Method and apparatus for capacitance multiplication within a phase locked loop

Research paper thumbnail of The origins of digital computers: Selected papersedited by Brian Randell. 464 pages, diagrams, tables, 7×10 in. Springer-Verlag, New York, 1973, Price, $21.60. (approx. £10.80)

J Franklin Inst Eng Appl Math, 1976

Research paper thumbnail of Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors

General-purpose processors (GPPs) have been augmented with multime-dia extensions to improve perf... more General-purpose processors (GPPs) have been augmented with multime-dia extensions to improve performance on multimedia-rich workloads. These extensions operate in a single instruction multiple data (SIMD) fashion to ex-tract data level parallelism in multimedia and digital signal processing (DSP)applications. This dissertation consists of a comprehensive evaluation of theexecution characteristics of multimedia applications on SIMD enhanced GPPs,detection of bottlenecks in the execution

Research paper thumbnail of 11th Symposium on Computer Arithmetic, 29 June - 2 July 1993, Windsor, Canada, Proceedings

Log In