Hongmei Li - Profile on Academia.edu (original) (raw)

Ehsan Adabi related author profile picture

進富 林 related author profile picture

David Binkley related author profile picture

Leonardo Barboni related author profile picture

Markku Åberg related author profile picture

Amin Ebrahimi related author profile picture

Minkyu Je related author profile picture

Minkyu Je

Daegu Gyeongbuk Institute of Science and Technology

Al Tamim related author profile picture

KARTHIKEYAN DEVARAJ related author profile picture

el mokhtar Hamham related author profile picture

Uploads

Papers by Hongmei Li

Research paper thumbnail of Effect of substrate contact shape and placement on RF characteristics of 45 nm low power CMOS devices

The substrate resistance of 45 nm CMOS devices shows a strong dependence on the distance between ... more The substrate resistance of 45 nm CMOS devices shows a strong dependence on the distance between the device edge and the substrate ring; as well as on the number of sides that the device is surrounded by the contact ring. We find that the unilateral gain is impacted by the substrate resistance (R sx) through the gate-body capacitance feedback path at low to medium frequencies (< 20GHz). At mm wave frequencies, the unilateral gain is affected by the R sx through the drain-body capacitance pole, and deviates from the ideal-20dB/dec slope. The impact of substrate resistance on f T , maximum available gain, high frequency noise and power characteristics of the devices is minimal.

Research paper thumbnail of Comprehensive Study of Drain Breakdown in MOSFETs

IEEE Transactions on Electron Devices, 2005

MOSFET breakdown voltage is strongly affected by the measurement conditions and the device layout... more MOSFET breakdown voltage is strongly affected by the measurement conditions and the device layout. DB GD sub , and gate must be extracted in order to predict the device trigger voltage under subthreshold, non-dc conditions. Substrate resistance is modeled with a simple, semi-empirical equation.

Research paper thumbnail of Capacitance investigation of diode and GGNMOS for ESD protection of high frequency circuits in 45nm SOI CMOS technologies

Capacitance investigation of diode and GGNMOS for ESD protection of high frequency circuits in 45nm SOI CMOS technologies

... ESD Protection of High Frequency Circuits in 45nm SOI CMOS Technologies Junjun Li, Souvick Mi... more ... ESD Protection of High Frequency Circuits in 45nm SOI CMOS Technologies Junjun Li, Souvick Mitra, Hongmei Li, Michel J. Abou-Khalil, Kiran Chatty, Robert Gauthier ... EOS/ESD Symposium, pp. 250-256, 2007. [4] K. Chatty, R. Gauthier, C. Putnam, M. Muhammad, M. Woo, J. Li ...

Research paper thumbnail of Effect of substrate contact shape and placement on RF characteristics of 45 nm low power CMOS devices

The substrate resistance of 45 nm CMOS devices shows a strong dependence on the distance between ... more The substrate resistance of 45 nm CMOS devices shows a strong dependence on the distance between the device edge and the substrate ring; as well as on the number of sides that the device is surrounded by the contact ring. We find that the unilateral gain is impacted by the substrate resistance (R sx) through the gate-body capacitance feedback path at low to medium frequencies (< 20GHz). At mm wave frequencies, the unilateral gain is affected by the R sx through the drain-body capacitance pole, and deviates from the ideal-20dB/dec slope. The impact of substrate resistance on f T , maximum available gain, high frequency noise and power characteristics of the devices is minimal.

Research paper thumbnail of Comprehensive Study of Drain Breakdown in MOSFETs

IEEE Transactions on Electron Devices, 2005

MOSFET breakdown voltage is strongly affected by the measurement conditions and the device layout... more MOSFET breakdown voltage is strongly affected by the measurement conditions and the device layout. DB GD sub , and gate must be extracted in order to predict the device trigger voltage under subthreshold, non-dc conditions. Substrate resistance is modeled with a simple, semi-empirical equation.

Research paper thumbnail of Capacitance investigation of diode and GGNMOS for ESD protection of high frequency circuits in 45nm SOI CMOS technologies

Capacitance investigation of diode and GGNMOS for ESD protection of high frequency circuits in 45nm SOI CMOS technologies

... ESD Protection of High Frequency Circuits in 45nm SOI CMOS Technologies Junjun Li, Souvick Mi... more ... ESD Protection of High Frequency Circuits in 45nm SOI CMOS Technologies Junjun Li, Souvick Mitra, Hongmei Li, Michel J. Abou-Khalil, Kiran Chatty, Robert Gauthier ... EOS/ESD Symposium, pp. 250-256, 2007. [4] K. Chatty, R. Gauthier, C. Putnam, M. Muhammad, M. Woo, J. Li ...

Log In