Jan Van Campenhout - Academia.edu (original) (raw)

Uploads

Papers by Jan Van Campenhout

Research paper thumbnail of From loop transformation to hardware generation

Research paper thumbnail of Finding Bounds on Ehrhart Quasi-Polynomials

Numerous problems in program analysis, can be reduced to finding bounds on the number of integer ... more Numerous problems in program analysis, can be reduced to finding bounds on the number of integer points in a convex set, or the solution of a more general polyhedral counting problem. For a large class of applications the solution of such a counting problem can be expressed as a piecewise Ehrhart quasi-polynomial in the parameters. This work presents methods tofind bounds on quasi-polynomials over discrete domains, start- ing from bounds on polynomials over continuous domains.

Research paper thumbnail of Hardware Generation from the Polyhedral Model

Multimedia applications are examples of a class of algorithms that are both calculation and data ... more Multimedia applications are examples of a class of algorithms that are both calculation and data intensive and have real-time requirements. As a result dedicated hardware acceleration is often needed. Usually the on-chip memory is not sufficient to store all data and has to be extended with an external memory. The bandwidth to this memory often becomes a bottle neck. Loop transforma- tions are needed to reduce the bandwidth, by improving the temporal and spatial data locality, and may also help to unveil the parallelism present in the algorithm. The polyhedral model offers a flexible program representation that allows to automate this kind of transformations. The class of applications that can be transformed with the polyhedral model fits very well into the class of applications that can benefit from hardware acceleration. This paper describes how the existing tools, that generate software from a polyhedral program representation, have been extended to generate a VHDL description of...

Research paper thumbnail of Reconfigurable Optical Networks for On-Chip Multiprocessors

We study the potential application of a reconfigurable optical interconnection network in a multi... more We study the potential application of a reconfigurable optical interconnection network in a multiprocessor -on-chip. First we show previous results for inter-chip networks and explore then the portability to on-chip networks. We also propose an on-chip network architecture that can be implemented using 2 orthogonal optical signaling layers, being compatible with current predictions of optical on-chip technologies. MAIN OBJECTIVE

Research paper thumbnail of On the use of generating polynomials for the representation of interconnection length distributions

Research paper thumbnail of <title>Plastic micro-optical modules for VCSEL-based free-space intra-chip interconnections: demonstrator testbeds with OE-FPGAs</title>

VCSELs and Optical Interconnects, 2003

Research paper thumbnail of Interconnection Length Distributions in 3Dimensional Anisotropic Systems

In recent years we have witnessed the arrival ofthe technology necessary for building 3-dimension... more In recent years we have witnessed the arrival ofthe technology necessary for building 3-dimensionalelectronic systems [1]. These systems could consistof a number of 2-dimensional electronic boards,stacked on top of each other. A large number ofvertical interconnections, distributed over the surfaceof the boards, interconnect adjacent electronicplanes. The primary alleged advantage of such systemsover conventional 2-dimensional ones is the reductionof signal latency

Research paper thumbnail of Towards an extension of Rent’s rule for describing local variations in interconnection complexity

Research paper thumbnail of Free-Space Micro-Optical Interconnection Modules: The Missing Link for Photonics in Computing

Research paper thumbnail of Tri-aural perception on a mobile robot

[1993] Proceedings IEEE International Conference on Robotics and Automation

Research paper thumbnail of A concurrent high-level language based real-time controller

J. Inst. Electron. Radio Eng. UK, 1988

ABSTRACT

Research paper thumbnail of Sense and nonsense of logic-level optical interconnect: Reflections on an experiment

Proceedings of SPIE - The International Society for Optical Engineering, 2001

Research paper thumbnail of <title>Plastic micro-optical modules for high-throughput interchip optical interconnections</title>

Photonic Devices and Algorithms for Computing II, 2000

ABSTRACT

Research paper thumbnail of Low-cost MOEM interconnect modules for Tb/s.cm2 aggregate bandwidth to silicon chips

We report on the design, the fabrication, the characterization and the demonstration of scalable ... more We report on the design, the fabrication, the characterization and the demonstration of scalable multi-channel free-space interconnection components with the potential for Tb/s.cm2 aggregate bit rate capacity over inter-chip interconnection distances. The demonstrator components are fabricated in a high quality optical plastic, PMMA, using an ion-based rapid prototyping technology that we call deep proton lithography. With the presently achieved Gigabit/s

Research paper thumbnail of Predicting reconfigurable interconnect performance in distributed shared-memory systems

Integration, the VLSI Journal, 2007

Research paper thumbnail of A high-resolution sensor based on tri-aural perception

IEEE Transactions on Robotics and Automation, 1993

Abstract-By virtue of their low cost and simplicity, ultrasonic sensors are widely used in time-o... more Abstract-By virtue of their low cost and simplicity, ultrasonic sensors are widely used in time-of-flight ranging systems. Unfor-tunately, correctly interpreting the readings from such sensors proves to be very difficult. We present a high-resolution sensor composed of three ...

Research paper thumbnail of 2D optical interconnects between CMOS ICs

2005 Osa Topical Meeting on Information Photonics, Jun 6, 2005

Research paper thumbnail of An exploration of synchronization solutions for parallel short-range optical interconnect in mesochronous systems

As a result of the increasing complexity of electronic chips, the bandwidths required for inter- ... more As a result of the increasing complexity of electronic chips, the bandwidths required for inter- and intra-chip communication are rapidly increasing. As optoelectronics provides high-bandwidth and high-density intercon- nection it is considered as a candidate for short-range interconnection. For such interconnections, situated at a low level in the systems hierarchy, the interconnect latency is extremely critical for the systems performance.

Research paper thumbnail of QUANTIFYING THE PERFORMANCE OF OPTOELECTRONIC FPGA'S: THE IMPACT OF OPTICAL INTERCONNECT LATENCY

In this chapter, we address the performance advantage of using optoelectronic area- I/O to realiz... more In this chapter, we address the performance advantage of using optoelectronic area- I/O to realize three-dimensional multi-FPGA architectures. The performance of such architectures strongly depends on the latency of the optoelectronic components used. Determining the optical link latency that is required to benefit from the promised advantage is far from trivial. We present first estimates of the impact of optical

Research paper thumbnail of Pattern Analysis for Reconfigurable Interconnects in Shared-Memory Systems

New advances in reconfigurable optical in- terconnect technologies will allow the fabrication of ... more New advances in reconfigurable optical in- terconnect technologies will allow the fabrication of cheap, fast and run-time adaptable networks for connecting pro- cessors and memory modules in large shared-memory mul- tiprocessor machines. Since the switching times of these components are typically high compared to the memory access time, reconfiguration can only take place on a time scale significantly above individual

Research paper thumbnail of From loop transformation to hardware generation

Research paper thumbnail of Finding Bounds on Ehrhart Quasi-Polynomials

Numerous problems in program analysis, can be reduced to finding bounds on the number of integer ... more Numerous problems in program analysis, can be reduced to finding bounds on the number of integer points in a convex set, or the solution of a more general polyhedral counting problem. For a large class of applications the solution of such a counting problem can be expressed as a piecewise Ehrhart quasi-polynomial in the parameters. This work presents methods tofind bounds on quasi-polynomials over discrete domains, start- ing from bounds on polynomials over continuous domains.

Research paper thumbnail of Hardware Generation from the Polyhedral Model

Multimedia applications are examples of a class of algorithms that are both calculation and data ... more Multimedia applications are examples of a class of algorithms that are both calculation and data intensive and have real-time requirements. As a result dedicated hardware acceleration is often needed. Usually the on-chip memory is not sufficient to store all data and has to be extended with an external memory. The bandwidth to this memory often becomes a bottle neck. Loop transforma- tions are needed to reduce the bandwidth, by improving the temporal and spatial data locality, and may also help to unveil the parallelism present in the algorithm. The polyhedral model offers a flexible program representation that allows to automate this kind of transformations. The class of applications that can be transformed with the polyhedral model fits very well into the class of applications that can benefit from hardware acceleration. This paper describes how the existing tools, that generate software from a polyhedral program representation, have been extended to generate a VHDL description of...

Research paper thumbnail of Reconfigurable Optical Networks for On-Chip Multiprocessors

We study the potential application of a reconfigurable optical interconnection network in a multi... more We study the potential application of a reconfigurable optical interconnection network in a multiprocessor -on-chip. First we show previous results for inter-chip networks and explore then the portability to on-chip networks. We also propose an on-chip network architecture that can be implemented using 2 orthogonal optical signaling layers, being compatible with current predictions of optical on-chip technologies. MAIN OBJECTIVE

Research paper thumbnail of On the use of generating polynomials for the representation of interconnection length distributions

Research paper thumbnail of <title>Plastic micro-optical modules for VCSEL-based free-space intra-chip interconnections: demonstrator testbeds with OE-FPGAs</title>

VCSELs and Optical Interconnects, 2003

Research paper thumbnail of Interconnection Length Distributions in 3Dimensional Anisotropic Systems

In recent years we have witnessed the arrival ofthe technology necessary for building 3-dimension... more In recent years we have witnessed the arrival ofthe technology necessary for building 3-dimensionalelectronic systems [1]. These systems could consistof a number of 2-dimensional electronic boards,stacked on top of each other. A large number ofvertical interconnections, distributed over the surfaceof the boards, interconnect adjacent electronicplanes. The primary alleged advantage of such systemsover conventional 2-dimensional ones is the reductionof signal latency

Research paper thumbnail of Towards an extension of Rent’s rule for describing local variations in interconnection complexity

Research paper thumbnail of Free-Space Micro-Optical Interconnection Modules: The Missing Link for Photonics in Computing

Research paper thumbnail of Tri-aural perception on a mobile robot

[1993] Proceedings IEEE International Conference on Robotics and Automation

Research paper thumbnail of A concurrent high-level language based real-time controller

J. Inst. Electron. Radio Eng. UK, 1988

ABSTRACT

Research paper thumbnail of Sense and nonsense of logic-level optical interconnect: Reflections on an experiment

Proceedings of SPIE - The International Society for Optical Engineering, 2001

Research paper thumbnail of <title>Plastic micro-optical modules for high-throughput interchip optical interconnections</title>

Photonic Devices and Algorithms for Computing II, 2000

ABSTRACT

Research paper thumbnail of Low-cost MOEM interconnect modules for Tb/s.cm2 aggregate bandwidth to silicon chips

We report on the design, the fabrication, the characterization and the demonstration of scalable ... more We report on the design, the fabrication, the characterization and the demonstration of scalable multi-channel free-space interconnection components with the potential for Tb/s.cm2 aggregate bit rate capacity over inter-chip interconnection distances. The demonstrator components are fabricated in a high quality optical plastic, PMMA, using an ion-based rapid prototyping technology that we call deep proton lithography. With the presently achieved Gigabit/s

Research paper thumbnail of Predicting reconfigurable interconnect performance in distributed shared-memory systems

Integration, the VLSI Journal, 2007

Research paper thumbnail of A high-resolution sensor based on tri-aural perception

IEEE Transactions on Robotics and Automation, 1993

Abstract-By virtue of their low cost and simplicity, ultrasonic sensors are widely used in time-o... more Abstract-By virtue of their low cost and simplicity, ultrasonic sensors are widely used in time-of-flight ranging systems. Unfor-tunately, correctly interpreting the readings from such sensors proves to be very difficult. We present a high-resolution sensor composed of three ...

Research paper thumbnail of 2D optical interconnects between CMOS ICs

2005 Osa Topical Meeting on Information Photonics, Jun 6, 2005

Research paper thumbnail of An exploration of synchronization solutions for parallel short-range optical interconnect in mesochronous systems

As a result of the increasing complexity of electronic chips, the bandwidths required for inter- ... more As a result of the increasing complexity of electronic chips, the bandwidths required for inter- and intra-chip communication are rapidly increasing. As optoelectronics provides high-bandwidth and high-density intercon- nection it is considered as a candidate for short-range interconnection. For such interconnections, situated at a low level in the systems hierarchy, the interconnect latency is extremely critical for the systems performance.

Research paper thumbnail of QUANTIFYING THE PERFORMANCE OF OPTOELECTRONIC FPGA'S: THE IMPACT OF OPTICAL INTERCONNECT LATENCY

In this chapter, we address the performance advantage of using optoelectronic area- I/O to realiz... more In this chapter, we address the performance advantage of using optoelectronic area- I/O to realize three-dimensional multi-FPGA architectures. The performance of such architectures strongly depends on the latency of the optoelectronic components used. Determining the optical link latency that is required to benefit from the promised advantage is far from trivial. We present first estimates of the impact of optical

Research paper thumbnail of Pattern Analysis for Reconfigurable Interconnects in Shared-Memory Systems

New advances in reconfigurable optical in- terconnect technologies will allow the fabrication of ... more New advances in reconfigurable optical in- terconnect technologies will allow the fabrication of cheap, fast and run-time adaptable networks for connecting pro- cessors and memory modules in large shared-memory mul- tiprocessor machines. Since the switching times of these components are typically high compared to the memory access time, reconfiguration can only take place on a time scale significantly above individual