michelangelo mazzucco - Academia.edu (original) (raw)
Uploads
Papers by michelangelo mazzucco
PURPOSE: To provide a comparing circuit having such hysteresis that an operation state which is t... more PURPOSE: To provide a comparing circuit having such hysteresis that an operation state which is totally satisfied as to, specially, the precision of hysteresis and high input impedance is obtained although this device has the feature that it can be manufactured in the form of a monolithic integrated circuit. CONSTITUTION: The hysteresis of the comparing circuit is determined in principle by a band gap reference voltage and a current I0 generated by a current generator with the internal resistance of the circuit and resistances Rx and Ry connected to the emitters of input part transistors Q1 and Q2, so that the hysteresis can be obtained with high precision. The input part of the circuit is composed of the input part transistors Q1 and Q2, so it has high impedance.
The device consists of: - a current generator (10) to generate a current (I IN) of predetermined ... more The device consists of: - a current generator (10) to generate a current (I IN) of predetermined intensity selectively into or out of the terminal (IN), - a first voltage comparator (20) connected to the terminal (IN ) AND CONNECTED TO CURRENT GENERATOR (10) so that the generator (10) generates a current (I IN) IN ADDRESS TO THE INTERIOR AND IN outward direction relative to the terminal (IN), respectively, when the Voltage between terminal (IN) and ground (GND) is greater than a first level and less than a second level, respectively, the first GREATER THAN OR EQUAL TO LEVEL THE SECOND, - a second voltage comparator (30) to supply a first signal and a second (A = 1, B = 1), respectively, when the voltage between terminal (IN) and ground (GND) is close to the supply voltage (VCC) and close to the ground potential (GND ), respectively, and - a processing circuit (40) connected to the second BUY ADOR (30) for detecting whether the first signal or second (A = 1; B = 1), respectively, per...
IEEE Journal of Solid-State Circuits, 1989
Ahstruct-A fully integrated structured array is described implementing filters, the topology of w... more Ahstruct-A fully integrated structured array is described implementing filters, the topology of which can be selected with only one process mask. The filter midband frequency can track an external clock via a newly developed internal automatic frequency control. The chip is realized in a 20-V junction-isolated bipolar technology and occupies an area of 24 500 mil'. Two complete design examples, an eighth-order bandpass filter and a biquadratic cell, show the possibilities of the methodology and the level of performance realizable.
IEEE Journal of Solid-State Circuits
The analog front end of an echo cancellation burst mode (ECBM) transceiver operating from a singl... more The analog front end of an echo cancellation burst mode (ECBM) transceiver operating from a single 5-V supply is described. The chip performs pulse shaping and line driving in the transmit section and hybrid function, equalization, A/D and D/A conversion, automatic gain control, threshold detection for a phase-locked loop (PLL), and wake-up in the receive section. The partitioning between analog and digital functions is explained. The analog portion of the chip is described for both the receive and transmit portions, and design considerations for the various building blocks are outlined. The chip contains 45 amplifiers of seven different types and three different types of comparators and dissipates about 160 mW in the normal operation mode and 5 mW in the power-down mode. The die area is 50000 mil2 in a 2-μm, double-poly, single-metal CMOS technology
PURPOSE: To provide a comparing circuit having such hysteresis that an operation state which is t... more PURPOSE: To provide a comparing circuit having such hysteresis that an operation state which is totally satisfied as to, specially, the precision of hysteresis and high input impedance is obtained although this device has the feature that it can be manufactured in the form of a monolithic integrated circuit. CONSTITUTION: The hysteresis of the comparing circuit is determined in principle by a band gap reference voltage and a current I0 generated by a current generator with the internal resistance of the circuit and resistances Rx and Ry connected to the emitters of input part transistors Q1 and Q2, so that the hysteresis can be obtained with high precision. The input part of the circuit is composed of the input part transistors Q1 and Q2, so it has high impedance.
The device consists of: - a current generator (10) to generate a current (I IN) of predetermined ... more The device consists of: - a current generator (10) to generate a current (I IN) of predetermined intensity selectively into or out of the terminal (IN), - a first voltage comparator (20) connected to the terminal (IN ) AND CONNECTED TO CURRENT GENERATOR (10) so that the generator (10) generates a current (I IN) IN ADDRESS TO THE INTERIOR AND IN outward direction relative to the terminal (IN), respectively, when the Voltage between terminal (IN) and ground (GND) is greater than a first level and less than a second level, respectively, the first GREATER THAN OR EQUAL TO LEVEL THE SECOND, - a second voltage comparator (30) to supply a first signal and a second (A = 1, B = 1), respectively, when the voltage between terminal (IN) and ground (GND) is close to the supply voltage (VCC) and close to the ground potential (GND ), respectively, and - a processing circuit (40) connected to the second BUY ADOR (30) for detecting whether the first signal or second (A = 1; B = 1), respectively, per...
IEEE Journal of Solid-State Circuits, 1989
Ahstruct-A fully integrated structured array is described implementing filters, the topology of w... more Ahstruct-A fully integrated structured array is described implementing filters, the topology of which can be selected with only one process mask. The filter midband frequency can track an external clock via a newly developed internal automatic frequency control. The chip is realized in a 20-V junction-isolated bipolar technology and occupies an area of 24 500 mil'. Two complete design examples, an eighth-order bandpass filter and a biquadratic cell, show the possibilities of the methodology and the level of performance realizable.
IEEE Journal of Solid-State Circuits
The analog front end of an echo cancellation burst mode (ECBM) transceiver operating from a singl... more The analog front end of an echo cancellation burst mode (ECBM) transceiver operating from a single 5-V supply is described. The chip performs pulse shaping and line driving in the transmit section and hybrid function, equalization, A/D and D/A conversion, automatic gain control, threshold detection for a phase-locked loop (PLL), and wake-up in the receive section. The partitioning between analog and digital functions is explained. The analog portion of the chip is described for both the receive and transmit portions, and design considerations for the various building blocks are outlined. The chip contains 45 amplifiers of seven different types and three different types of comparators and dissipates about 160 mW in the normal operation mode and 5 mW in the power-down mode. The die area is 50000 mil2 in a 2-μm, double-poly, single-metal CMOS technology