riya saini - Academia.edu (original) (raw)

riya saini

Dinesh Rotake related author profile picture

Dinesh Rotake

Sardar Vallabhbhai Patel National Institute of Technology Surat

IJERA Journal related author profile picture

IJERA Journal

International Journal of Engineering Research and Applications (IJERA)

iaeme  iaeme related author profile picture

IRJET  Journal related author profile picture

IOSR Journals related author profile picture

Ray Cheung related author profile picture

Girija S related author profile picture

Sandeep Venishetti related author profile picture

Kumar Vaibhav related author profile picture

Xin Fang related author profile picture

Uploads

Papers by riya saini

Research paper thumbnail of Efficient Implementation of Pipelined Double Precision Floating Point Unit on FPGA

The arithmetic circuits are the most fundamental blocks which are used to build DSP [9] hardware.... more The arithmetic circuits are the most fundamental blocks which are used to build DSP [9] hardware. Traditionally, digital signal processing (DSP) is performed using fixed-point or integer arithmetic. Use of floating-point arithmetic provides a large dynamic range. Floating-point representation is able to retain its resolution and accuracy compared to fixed-point representations. Unfortunately, floating point operators require excessive area (or time) for conventional implementations. Here we introduce a pipeline floating point arithmetic logic unit (ALU).Pipeline is used to give high performance and throughput to arithmetic operation. In this paper an arithmetic unit based on IEEE standard for floating point numbers has been implemented on FPGA Board. The arithmetic unit implemented has a 64-bit pipeline processing unit which allows various arithmetic operations such as, Addition, Subtraction, Multiplication and Division on floating point numbers. All the modules in the ALU design ar...

Research paper thumbnail of Design and Implementation of 32 – bit RISC Processor using Xilinx

These RISC or Reduced Instruction Set Computer is a design philosophy that has become a mainstrea... more These RISC or Reduced Instruction Set Computer is a design philosophy that has become a mainstream in Scientific and engineering applications. The main objective of this paper is to design and implement of 32 - bit RISC (Reduced Instruction Set Computer) processor using XILINX VIRTEX4 Tool for embedded and portable applications. The design will help to improve the speed of processor, and to give the higher performance of the processor. The most important feature of the RISC processor is that this processor is very simple and support load/store architecture. The important components of this processor include the Arithmetic Logic Unit, Shifter, Rotator and Control unit. The module functionality and performance issues like area, power dissipation and propagation delay are analyzed using Virtex4 XC4VLX15 XILINX tool.

Research paper thumbnail of Efficient Implementation of Pipelined Double Precision Floating Point Unit on FPGA

The arithmetic circuits are the most fundamental blocks which are used to build DSP [9] hardware.... more The arithmetic circuits are the most fundamental blocks which are used to build DSP [9] hardware. Traditionally, digital signal processing (DSP) is performed using fixed-point or integer arithmetic. Use of floating-point arithmetic provides a large dynamic range. Floating-point representation is able to retain its resolution and accuracy compared to fixed-point representations. Unfortunately, floating point operators require excessive area (or time) for conventional implementations. Here we introduce a pipeline floating point arithmetic logic unit (ALU).Pipeline is used to give high performance and throughput to arithmetic operation. In this paper an arithmetic unit based on IEEE standard for floating point numbers has been implemented on FPGA Board. The arithmetic unit implemented has a 64-bit pipeline processing unit which allows various arithmetic operations such as, Addition, Subtraction, Multiplication and Division on floating point numbers. All the modules in the ALU design ar...

Research paper thumbnail of Design and Implementation of 32 – bit RISC Processor using Xilinx

These RISC or Reduced Instruction Set Computer is a design philosophy that has become a mainstrea... more These RISC or Reduced Instruction Set Computer is a design philosophy that has become a mainstream in Scientific and engineering applications. The main objective of this paper is to design and implement of 32 - bit RISC (Reduced Instruction Set Computer) processor using XILINX VIRTEX4 Tool for embedded and portable applications. The design will help to improve the speed of processor, and to give the higher performance of the processor. The most important feature of the RISC processor is that this processor is very simple and support load/store architecture. The important components of this processor include the Arithmetic Logic Unit, Shifter, Rotator and Control unit. The module functionality and performance issues like area, power dissipation and propagation delay are analyzed using Virtex4 XC4VLX15 XILINX tool.

Log In