sreenivasa prabhu - Profile on Academia.edu (original) (raw)

sreenivasa prabhu

Address: Kakinada, Andhra Pradesh India

less

TJPRC Publication related author profile picture

Mehrdad Tarafdar Hagh related author profile picture

IJIRT Journal related author profile picture

Mehrdad Tarafdar Hagh related author profile picture

Mohamed Elbadry related author profile picture

Gilmanur Rashid related author profile picture

Preetika Meher related author profile picture

Suresh Muthusamy related author profile picture

RAMAPRABHA Ramabadran related author profile picture

IAEME Publication related author profile picture

Uploads

Papers by sreenivasa prabhu

Research paper thumbnail of Phani Kumar et al. / IJAIR ISSN: 2278-7844 Voltage Sag Compensation Using Fault Current Limiter in Single Phase and Three Phase Lines

Voltage sag is one of the most common power quality disturbances in electric networks. It is nece... more Voltage sag is one of the most common power quality disturbances in electric networks. It is necessary to investigate voltage sag due to consumers' vulnerability. Faults are the main cause of voltage sags in distribution networks. Fault in distribution networks according to its specifications (its location, duration and time) can cause an interruption or a voltage sag at the nodes of the network. By making random faults, the voltage sag in such networks can be investigated. The proposed structure prevents voltage sag and phase-angle jump of the substation PCC after fault occurrence. This structure has a simple control method. Using the semiconductor switch (insulated-gate bipolar transistor or gate turnoff thyristor at dc current rout leads to fast operation of the proposed FCL and, consequently, dc reactor value is reduced. On the other hand, the proposed structure reduces the total harmonic distortion on load voltage and it has low ac losses in normal operation. As a result, other feeders, which are connected to the substation PCC, will have good power quality. In this paper a three phase fault current limiter is proposed. A Matlab/Simulink model is developed and simulation results are presented.

Research paper thumbnail of Phani Kumar et al. / IJAIR ISSN: 2278-7844 Voltage Sag Compensation Using Fault Current Limiter in Single Phase and Three Phase Lines

Voltage sag is one of the most common power quality disturbances in electric networks. It is nece... more Voltage sag is one of the most common power quality disturbances in electric networks. It is necessary to investigate voltage sag due to consumers' vulnerability. Faults are the main cause of voltage sags in distribution networks. Fault in distribution networks according to its specifications (its location, duration and time) can cause an interruption or a voltage sag at the nodes of the network. By making random faults, the voltage sag in such networks can be investigated. The proposed structure prevents voltage sag and phase-angle jump of the substation PCC after fault occurrence. This structure has a simple control method. Using the semiconductor switch (insulated-gate bipolar transistor or gate turnoff thyristor at dc current rout leads to fast operation of the proposed FCL and, consequently, dc reactor value is reduced. On the other hand, the proposed structure reduces the total harmonic distortion on load voltage and it has low ac losses in normal operation. As a result, other feeders, which are connected to the substation PCC, will have good power quality. In this paper a three phase fault current limiter is proposed. A Matlab/Simulink model is developed and simulation results are presented.

Log In