P-type silicon nanowire-based nano-floating gate memory with Au nanoparticles embedded in Al2O3 gate layers (original) (raw)
Related papers
Electrical characteristics of Si-nanoparticle/Si-nanowire-based field-effect transistors
Journal of Materials Science, 2008
In this study, Si-nanoparticle(NP)/Si-nanowire-(NW)-based field-effect transistors (FETs) with a top-gate geometry were fabricated and characterized. In these FETs, Si NPs were embedded as localized trap sites in Al 2 O 3 topgate layers coated on Si NW channels. Drain current versus drain voltage (I DS-V DS) and drain current versus gate voltage (I DS-V GS) were measured for the Si NP/Si NW-based FETs to investigate their electrical and memory characteristics. The Si NW channels were depleted at V GS = 9 V, indicating that the devices functioned as p-type depletionmode FETs. The top-gate Si NW-based FETs decorated with Si NPs show counterclockwise hysteresis loops in the I DS-V GS curves, revealing their significant charge storage effect.
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, 2006
Nanoscale floating-gate characteristics of colloidal Au nanoparticles electrostatically assembled on Si nanowires have been investigated. Colloidal Au nanoparticles with ∼5nm diameters were selectively deposited onto the lithographically defined n-type Si nanowire surface by 2min electrophoresis between the channel and the side gates. The device transfer characteristics measured at room temperature showed hysteresis, with the depletion mode cutoff voltage applied by the side gates shifted by as much as 1.5V, with the source-drain bias at 1.4V. The results demonstrate that the electrostatic assembly of colloidal Au nanoparticles is a useful method for the fabrication of Si nanowire based nanoscale floating-gate nonvolatile memory structures.
Journal of Physics: Conference Series, 2005
In this work, we demonstrate a hybrid silicon-organic nanocrystal floating gate memory device combining organic insulating materials, metal nanoparticles and Si MOSFET. The nanocrystals were organically passivated gold nanoparticles (Au-nps) forming a monolayer which was deposited by Langmuir-Blodgett (LB) technique. The FET device is fabricated on a Silicon-on-Insulator (SOI) substrate using conventional silicon processing. The nanoparticle layer is separated from the channel area of the FET with a 5 nm thermal SiO 2 film and is isolated from the Al gate contact with a LB-deposited organic insulator layer. The memory effect is tested by means of threshold voltage shift measurements under different program/erase pulses. The nanocrystals can be charged either from the channel through the thermal oxide layer or from the gate through the organic insulator depending on the pulse applied pulse characteristics.
Trap Layer Engineered Gate-All-Around Vertically Stacked Twin Si -Nanowire Nonvolatile Memory
2007 IEEE International Electron Devices Meeting, 2007
Trap layer engineered gate-all-around (GAA) silicon nanowire SONOS memory showing excellent device performance is demonstrated for the first time. Nitride and silicon nanocrystal (Si-NC) has have been incorporated as the engineered charge trapping layer. Fast transient memory characteristic is shown owing to the nanowire channel structure. The device with embedded Si-NC achieves even faster higher memory speed and increased window, up to 3.2 V ΔV th shift for 1 μs and 6.25 V memory window. The nanowire based non-volatile SONOS memory is promising for the future high speed and low power NAND-type flash memory application.
A new approach for two-terminal electronic memory devices - Storing information on silicon nanowires
Scientific Reports, 2016
The work described in this paper focuses on the utilisation of silicon nanowires as the information storage element in flash-type memory devices. Silicon nanostructures have attracted attention due to interesting electrical and optical properties, and their potential integration into electronic devices. A detailed investigation of the suitability of silicon nanowires as the charge storage medium in two-terminal non-volatile memory devices are presented in this report. The deposition of the silicon nanostructures was carried out at low temperatures (less than 400 °C) using a previously developed a novel method within our research group. Two-terminal non-volatile (2TNV) memory devices and metalinsulator-semiconductor (MIS) structures containing the silicon nanowires were fabricated and an in-depth study of their characteristics was carried out using current-voltage and capacitance techniques.
Charge Trapping Analysis of Metal/Al2O3/SiO2/Si, Gate Stack for Emerging Embedded Memories
IEEE Transactions on Device and Materials Reliability, 2017
Al 2 O 3 charge trapping analysis, Metal/Al 2 O 3 /SiO 2 /Si (MAOS) structures are fabricated from atomic layer deposition and plasma enhanced chemical vapor deposition-based Al 2 O 3 and SiO 2 thin films, respectively. The fabricated MAOS devices showed high memory window of ∼7.81V@16V sweep voltage and leakage current density of ∼3.88 × 10 −6 A/cm 2 @−1V. The charge trapping and decay mechanism are investigated with the variation of alumina thickness by Kelvin probe force microscopy (KPFM). It reveals that vertical charge decay is a dominant phenomenon of charge loss for Al 2 O 3 in contrast to lateral charge spreading. Constant current stress (CCS) measurements mark the location of charge trap centroid at ∼10.30 nm from metal/Al 2 O 3 interface attributes that bulk traps present close to the Al 2 O 3 /SiO 2 interface are dominant charge trap centres. In addition, a simple method is proposed to estimate the trap density using KPFM and CCS method at room temperature. Furthermore, there is ∼28% exponential decay in high state capacitance observed after 10 4 s in capacitance-time analysis at room temperature. This material engineering of charge traps will improve the performance and functionality of bilayer Al 2 O 3 /SiO 2 structure for embedded memory applications. Index Terms-Charge trapping, high-κ, aluminium oxides (Al 2 O 3), atomic layer deposition (ALD), Kelvin probe force microscopy (KPFM), memory.
Nonvolatile Memory With a Metal Nanocrystal/Nitride Heterogeneous Floating-Gate
IEEE Transactions on Electron Devices, 2005
Heterogeneous floating-gates consisting of metal nanocrystals and silicon nitride (Si 3 N 4) for nonvolatile memory applications have been fabricated and characterized. By combining the self-assembled Au nanocrystals and plasma-enhanced chemical vapor deposition (PECVD) nitride layer, the heterogeneous-stack devices can achieve enhanced retention, endurance, and low-voltage program/erase characteristics over single-layer nanocrystals or nitride floating-gate memories. The metal nanocrystals at the lower stack enable the direct tunneling mechanism during program/erase to achieve low-voltage operation and good endurance, while the nitride layer at the upper stack works as an additional charge trap layer to enlarge the memory window and significantly improve the retention time. The write/erase time of the heterogeneous stack is almost the same as that of the single-layer metal nanocrystals. In addition, we could further enhance the memory window by stacking more nanocrystal/nitride heterogeneous layers, as long as the effective oxide thickness from the control gate is still within reasonable ranges to control the short channel effects.
Microelectronic Engineering, 2004
We have fabricated a hybrid non-volatile gold nanoparticle floating-gate memory metal insulator semiconductor field effect transistor (MISFET) device combining silicon technology and organic thin film deposition. The nanoparticles are deposited by chemical processes at room temperature over a 5 nm thermal silicon dioxide layer. A multi-layer organic insulator (cadmium arachidate) deposited by the Langmuir-Blodgett technique at room temperature covers the nanoparticle layer and separates it from an Al gate electrode. Charge injection/rejection into the nanoparticles takes place by applying different voltage pulses (less than AE6 V) to the gate electrode, resulting in significant threshold-voltage shift. Charge retention measurements reveal that the device has non-volatile behavior.
Study of charge storage characteristics of memory devices embedded with metallic nanoparticles
Superlattices and Microstructures, 2008
The structural and electrical properties of thin silicon dioxide and hafnium oxide dielectric stacks with embedded gold nanoparticles obtained by electron-beam evaporation are reported. Transmission electron microscopy shows that the nanoparticles have a mean diameter of 2.6 nm and a sheet density of 3.3 × 10 12 cm −2 . High-frequency and quasi-static capacitance-voltage measurements of MOS capacitors reveal that charge injection and storage takes place in the nanoparticle dielectric stack at low gate voltages. Efficient charge trapping occurs only in the case of holes injected from the substrate. Programming and retention time measurements indicate that the fabricated nanoparticle dielectrics are attractive for lowvoltage non-volatile memory applications.