A Microcomputer-Controlled Testing System for Digital Integrated Circuits (original) (raw)

Development and Applications of a Microcontroller-Based Logic Tester for Integrated Circuits in the 74xx Series

Pshtiwan Shakor

RADIOELECTRONICS, 2024

View PDFchevron_right

Implementation of Automatic Testing System for Microprocessor Using Logic Analyzer

mohamed zaglool

2014

View PDFchevron_right

Test Generation for Microprocessors

satish P

IEEE Transactions on Computers, 1980

View PDFchevron_right

Design of a Low Cost IC Tester

Liakot Ali

American Journal of Applied Sciences, 2005

View PDFchevron_right

Designing a Testable System on a Chip

bob jenkins

1998

View PDFchevron_right

A concurrent testing technique for digital circuits

Rajiv Sharma

IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1988

View PDFchevron_right

Low-Level Logic Fault Testing Asic Simulation Environment

Mehmet Sahinoglu

2009

View PDFchevron_right

On-Line Testing and Diagnosis of Microcontrollers

Ahmed Elhosiny

2008

View PDFchevron_right

Arduino based 74-series integrated circuits testing system at gate level

Marwa Awni, International Journal of Electrical and Computer Engineering (IJECE)

International Journal of Electrical and Computer Engineering (IJECE), 2023

View PDFchevron_right

A Low-cost Hardware Platform for Testing of Digital Integrated Circuits

Marco A B Hennes

View PDFchevron_right

On-Line Testing and Diagnosis of Microcontroller

Ahmed Elhosiny

2006 International Conference on Microelectronics, 2006

View PDFchevron_right

Design of dynamic test tool in the area of digital system testing

Dawood Al-abri

View PDFchevron_right

Multiplexer Based Digital Integrated Circuit Tester

Hema Thota

View PDFchevron_right

Test-per-Clock Detection, Localization and Identification of Interconnect Faults

Tomasz Garbolino, A. Hlawiczka

Eleventh IEEE European Test Symposium (ETS'06), 2006

View PDFchevron_right

Design and Implementation of Microcontroller Based Logic Gate Tester

Chukwuedozie Nnaemeka Ezema

Current Trends in Biomedical Engineering & Biosciences, 2017

View PDFchevron_right

The Computer Architecture of a Microcontroller Based Transistor Tester with a Logic Display

IJERD Editor

View PDFchevron_right

Hardware Testing of Digital Process Computers

Luis Arturo Perez

View PDFchevron_right

Built-in testing of integrated circuit wafers

Donald Fussell

IEEE Transactions on Computers, 1990

View PDFchevron_right

Design for testability and built-in self test: a review

T. Nagle

IEEE Transactions on Industrial Electronics, 1989

View PDFchevron_right

IJERT-Digital IC Characterization and Testing Using MSP430 Microcontroller

IJERT Journal

International Journal of Engineering Research and Technology (IJERT), 2018

View PDFchevron_right

Microcontroller Based Testing of Digital IP-Core

IJIRT Journal

View PDFchevron_right

Design of a Test Processor for Asynchronous Chip Test

Rolf Kraemer

2011 Asian Test Symposium, 2011

View PDFchevron_right

Test processor ASIC design

Liakot Ali

ICSE '96. 1996 IEEE International Conference on Semiconductor Electronics. Proceedings, 1996

View PDFchevron_right

Integrated Testing and Algorithms for Visual Inspection of Integrated Circuits

L-F Pau

IEEE Transactions on Pattern Analysis and Machine Intelligence, 2000

View PDFchevron_right

System-chip test strategies

Yervant Zorian

Proceedings of the 35th annual conference on Design automation conference - DAC '98, 1998

View PDFchevron_right

Embedded at-speed testing schemes with low overhead for high speed digital circuits on multi-chip modules

Atul Garg

Protein Expression and Purification, 1996

View PDFchevron_right

Analysis And Detection of Timing Failures In An Experimental Test Chip

Sanjay Wattal

Ieee International Test Conference, 1998

View PDFchevron_right

A processor for testing mixed-signal cores in System-on-Chip

Francisco Duarte

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools, 2005

View PDFchevron_right

A High Level Test Processor and Test Program Generator

JOSE AGUSTIN SIERRA MATOS

fe.up.pt

View PDFchevron_right

A logic built-in self-test architecture that reuses manufacturing compressed scan test patterns

Edna Barros

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, 2009

View PDFchevron_right

Large scale integration digital testing

Thomas Leedy

1979

View PDFchevron_right

Built-In Self Test for Detecting Stuck-At-Faults in Cmos Combinational Logic Ics

Widianto Widianto

Prosiding SENTRA (Seminar Teknologi dan Rekayasa), 2018

View PDFchevron_right