The asymptotic complexity of merging networks (original) (raw)

Periodic Merging Networks

Krzysztof Loryś

Theory of Computing Systems, 1998

View PDFchevron_right

A nonlinear lower bound on the practical combinational complexity

Juraj Waczulik

Theoretical Computer Science, 1995

View PDFchevron_right

Better understanding of batcher's merging networks

Yehoshua Perl

Discrete Applied Mathematics, 1989

View PDFchevron_right

Single-Exception Sorting Networks and the Computational Complexity of Optimal Sorting Network Verification

Ian Parberry

Theory of Computing Systems, 1990

View PDFchevron_right

On a Simple and Stable Merging Algorithm

Maria Carvallo

Journal of Korean Institute of Intelligent Systems, 2010

View PDFchevron_right

New upper bounds on the Boolean circuit complexity of symmetric functions

A. Kojevnikov, E. Demenkov, G. Yaroslavtsev

Information Processing Letters, 2010

View PDFchevron_right

On the Computational Complexity of Optimal Sorting Network Verification

Ian Parberry

PARLE'91 Parallel Architectures and Languages …, 1991

View PDFchevron_right

Improving bitonic sorting by wire elimination

Rolf Wanka

View PDFchevron_right

Lower bounds of the negation-limited circuit complexity

Shao-Chin Sung

1997

View PDFchevron_right

Notes on the Complexity of Switching Networks

Dingzhu Du

Network Theory and Applications, 2001

View PDFchevron_right

Synchronizing Boolean Networks Asynchronously

Lilian Salinas

SSRN Electronic Journal

View PDFchevron_right

Succinct and explicit circuits for sorting and connectivity

Eric Miles

View PDFchevron_right

Fast self-routing permutation switching on an asymptotically minimum cost network

Gene Jan

IEEE Transactions on Computers, 1993

View PDFchevron_right

Theory of wire addition and removal in combinational Boolean networks

Malgorzata Marek-sadowska

Microelectronic Engineering, 2007

View PDFchevron_right

Dagstuhl Seminar on The Complexity of Boolean Functions

David M Barrington

View PDFchevron_right

Beyond 0-1: The 1-N Principle and Fast Validation of N-Sorter Sorting Networks

Marios S Pattichis

IEEE Access

View PDFchevron_right

The Takeoff Towards Optimal Sorting Networks

David Gregg

2015

View PDFchevron_right

An exponential gap with the removal of one negation gate

Shao-Chin Sung

Information Processing Letters, 2002

View PDFchevron_right

On Circuit Functionality in Boolean Networks

Laurence Calzone

Bulletin of Mathematical Biology, 2013

View PDFchevron_right

Fixing monotone Boolean networks asynchronously

Lilian Salinas

Information and Computation, 2020

View PDFchevron_right

Efficient algorithms for merging

Mai Thanh

BIT, 1983

View PDFchevron_right

New algorithms and lower bounds for circuits with linear threshold gates

Ryan Williams

Proceedings of the forty-sixth annual ACM symposium on Theory of computing, 2014

View PDFchevron_right

Lower bound frontiers in arithmetical circuit complexity

Kenneth Regan

2006

View PDFchevron_right

On Computing Structural and Behavioral Complexities of Threshold Boolean Networks

Nicolas Glade

Acta Biotheoretica

View PDFchevron_right

The size and depth of layered Boolean circuits

JINGTANG JANG

Information Processing Letters, 2011

View PDFchevron_right

Design of High-Speed Multiway Merge Sorting Networks Using Fast Single-Stage N-Sorters and N-Filters

Marios S Pattichis

View PDFchevron_right

Efficient decomposition of comparison and its applications

Valeriu Beiu

1993

View PDFchevron_right

A survey of perceptron circuit complexity results

Valeriu Beiu

Proceedings of the International Joint Conference on Neural Networks, 2003., 2003

View PDFchevron_right

Area complexity of merging

Vladimír Palko

Theoretical Computer Science, 1991

View PDFchevron_right

A logarithmic time sort for linear size networks

John Reif

Journal of the ACM, 1987

View PDFchevron_right

Winner-take-all networks of O (n) complexity

John Lazzaro

1988

View PDFchevron_right

On the complexity of planar Boolean circuits

Gyorgy Turan

Computational Complexity, 1995

View PDFchevron_right

Stability of Linear Boolean Networks

Karthik Chandrasekhar

Cornell University - arXiv, 2022

View PDFchevron_right

A method for evaluating upper bound of simultaneous switching gates using circuit partition

Haruhiko Takase

… of the ASP-DAC'99. Asia …, 1999

View PDFchevron_right

Optimized arbitrary size networks

Rahmat Budiarto

Proceedings. 2004 International Conference on Information and Communication Technologies: From Theory to Applications, 2004., 2004

View PDFchevron_right