Performance-driven routing with multiple sources (original) (raw)
Related papers
1996
High-performance routing trees with identified critical sinks
Proceedings of the 30th international on Design automation conference - DAC '93, 1993
Prim-Dijkstra tradeoffs for improved performance-driven routing tree design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
An efficient hierarchical timing-driven Steiner tree algorithm for global routing
Integration, the VLSI Journal, 2003
Near-optimal critical sink routing tree constructions
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
A timing-constrained algorithm for simultaneous global routing of multiple nets
Proceedings of the 2000 IEEE/ACM international …, 2000
Multilayer chip-level global routing using an efficient graph-based Steiner tree heuristic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
Performance-driven interconnect design based on distributed RC delay model
Proceedings of the 30th international on Design automation conference - DAC '93, 1993
A Heuristic Method for Constructing Hexagonal Steiner Minimal Trees for Routing In VLSI
… Symposium on Circuits …, 2006
Memory and I/O optimized rectilinear Steiner minimum tree routing for VLSI
International Journal of Electrical and Computer Engineering (IJECE)
Performance-Oriented Tree Construction
Physical Design for Multichip Modules, 1994
Performance driven global routing for standard cell design
Proceedings of the 1997 international symposium on Physical design - ISPD '97, 1997
Performance-driven global routing for cell based ics
1991
A provably tight delay-driven concurrently congestion mitigating global routing algorithm
Adil Erzin, Тахонов Иван, Vyacheslav Zalyubovskiy
Applied Mathematics and Computation, 2014
Minimal delay interconnect design using alphabetic trees
Proceedings of the 31st annual conference on Design automation conference - DAC '94, 1994
IEEE Transactions on Circuits and Systems II: Express Briefs, 2006
Table-lookup methods for improved performance-driven routing
1998
Global routing based on Steiner min-max trees
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.
Minimizing Path Delay in Multipath Networks
2011
FAR-DS: full-plane AWE routing with driver sizing
1999
An efficient tree-based topology for network-on-chip
2011 World Congress on Information and Communication Technologies, 2011
Slack Optimization of Timing-Critical Nets
2003
IEEE Design & Test of Computers, 2000
CNB: A critical-network-based timing optimization method for standard cell global routing
Journal of Computer Science and Technology, 2003
A Method for the Multi-Net Multi-Pin Routing Problem with Layer Assignment
2009 22nd International Conference on VLSI Design, 2009
Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff
Marcelo O Johann, Renato Hentschke
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Optimization of the maximum delay of global interconnects duringlayer assignment
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001
Global Routing With Timing Constraints
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
International Journal of Parallel, Emergent and Distributed Systems, 2011
Crosstalk- and performance-driven multilevel full-chip routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
Rectilinear Steiner trees with minimum Elmore delay
Proceedings of the 31st annual conference on Design automation conference - DAC '94, 1994
A Power-Efficient Multipin ILP-Based Routing Technique
Anthony Vannelli, Shawki Areibi
Timing- and crosstalk-driven area routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
An-OARSMan: obstacle-avoiding routing tree construction with good length performance
Proceedings of the 2005 …, 2005