Hash Join Optimization Based on Shared Cache Chip Multi-processor (original) (raw)
Related papers
Efficient Main-Memory Hash Joins on Multi-Core CPUs: Does Hardware Still Matter?
Hash join algorithms on smps clusters: Effects of netcaches on its scalability and performance
2002
Sort Vs. Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs
Proceedings of the …, 2009
Optimizing main-memory join on modern hardware
IEEE Transactions on Knowledge and Data Engineering, 2002
On Optimal Processor Allocation to Support Pipelined Hash Joins
Sigmod Record, 1993
FPGA-based Multithreading for In-Memory Hash Joins
Conference on Innovative Data Systems Research, 2015
Efficient Multiway Hash Join on Reconfigurable Hardware
2019
An Algorithm to Enhance Cache Efficiency in Multi-core Processors
Majlesi Journal of Electrical Engineering
Towards eliminating random I/O in hash joins
Proceedings of the Twelfth International Conference on Data Engineering
Joins in a heterogeneous memory hierarchy
Proceedings of the 14th International Workshop on Data Management on New Hardware
An effective algorithm for parallelizing hash joins in the presence of data skew
[1991] Proceedings. Seventh International Conference on Data Engineering, 1991
Performance of Pipelined Hash Join Algorithms with the Internet Transfer Delay
Iscapdcs, 2005
Is FPGA Useful for Hash Joins?
2020
Hash-merge join: a non-blocking join algorithm for producing fast and early join results
Proceedings. 20th International Conference on Data Engineering, 2004
Parallel Structural Join Algorithm on Shared-Memory Multi-Core Systems
2008 The Ninth International Conference on Web-Age Information Management, 2008
Efficient local locking for massively multithreaded in-memory hash-based operators
The Vldb Journal, 2021
Shared Cache Based on Content Addressable Memory in a Multi-Core Architecture
Computers, Materials & Continua
Towards Eliminating Random 1/0 in Hash Joins
1996
Enhancement of Cache Performance in Multi-Core Processors
2014
ARCHITECTURE AND IMPLEMENTATION ISSUES OF MULTI-CORE PROCESSORS AND CACHING – A SURVEY
A loop partition technique for reducing cache bank conflict in multithreaded architecture
IEE Proceedings - Computers and Digital Techniques, 1996
Boosting Multi-Core Reachability Performance with Shared Hash Tables
Computing Research Repository, 2010
Effect of number of processor on the cache hit rate in symmetric multiprocessor environment
Journal of Discrete Mathematical Sciences and Cryptography, 2019
Evaluation of Cache Assisted Multithreaded Architecture
1998
RST cache memory design for a highly coupled multiprocessor system
IEEE Micro, 2000
HIGH LATENCY AND CONTENTION ON SHARED L2-CACHE FOR MANY-CORE ARCHITECTURES
Parallel Processing Letters, 2011
Adaptive Algorithms for Shared Cache on Multicore
Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors
Proceedings of the 13th international conference on Supercomputing - ICS '99, 1999
Hit Rate Maximization by Logical Cache Partitioning in a Multi-Core Environment
Journal of Computer Science, 2014
A performance study of core-memory location effects for relational joins on multi-core computers
2013
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
2007
A Partition-Merge Based Cache-Conscious Parallel Sorting Algorithm for CMP with Shared Cache
2009 International Conference on Parallel Processing, 2009
EFFICIENT CACHE PARTITIONING TECHNIQUE FOR CHIP MULTIPROCESSORS
Fork-Join and Data-Driven Execution Models on Multi-core Architectures: Case Study of the FMM
Lecture Notes in Computer Science, 2013
Heterogeneous (CPU+GPU) Working-set Hash Tables
2016