FPGA design and implementation for adaptive digital chaotic key generator (original) (raw)

Fpga Implementation of High Speed Random Key Generation Using Chaotic Process for Cryptography Application

Vivek Karthick Perumal

2021

View PDFchevron_right

ATTRACTOR INFLUENCED PRNG FOR CRYPTOGRAPHIC KEY GENERATION ON FPGA

Computer Science & Information Technology (CS & IT) Computer Science Conference Proceedings (CSCP)

View PDFchevron_right

A Pseudo Random Number Generator Based on the Chaotic System of Chua's Circuit, and its Real Time FPGA Implementation

Mustafa Mamat

View PDFchevron_right

FPGA acceleration of a pseudorandom number generator based on chaotic iterations

Christophe Guyeux

Journal of Information Security and Applications, 2014

View PDFchevron_right

FPGA implementation of chaotic state sequence generator for secure communication

Izharuddin null

2012 IEEE International Conference on Signal Processing, Computing and Control, ISPCC 2012, 2012

View PDFchevron_right

FPGA based hardware and device-independent implementation of chaotic generators

abdelkader soy

AEU - International Journal of Electronics and Communications, 2017

View PDFchevron_right

Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses

Kamel Oudjida

Computer Science Review

View PDFchevron_right

Implementation and Performance Analysis of True Random Number Generator on FPGA Environment by Using Non-periodic Chaotic Signals Obtained from Chaotic Maps

Ali Murat GARİPCAN

Arabian journal for science and engineering, 2019

View PDFchevron_right

Efficient design of chaos based 4 bit true random number generator on FPGA

Alpana Pandey

International Journal of Engineering & Technology

View PDFchevron_right

The Design and FPGA-Based Implementation of a Stream Cipher Based on a Secure Chaotic Generator

René Lozi

Applied Sciences

View PDFchevron_right

Chaos-Based Bitwise Dynamical Pseudorandom Number Generator On FPGA

Concepcion Aldea Aldea

IEEE Transactions on Instrumentation and Measurement

View PDFchevron_right

Hardware Implementation of Chaotic Zigzag Map Based Bitwise Dynamical Pseudo Random Number Generator on Field-Programmable Gate Array

Ali Murat GARİPCAN

Informacije Midem-journal of Microelectronics Electronic Components and Materials, 2021

View PDFchevron_right

FPGA Design for Pseudorandom Number Generator Based on Chaotic Iteration used in Information Hiding Application

Christophe Guyeux

Applied Mathematics & Information Sciences, 2013

View PDFchevron_right

An Implementation of Chaotic Pseudo-Random Sequence Generator Based on Pipelined Architecture

John F Roddick

J. Netw. Intell., 2019

View PDFchevron_right

Hardware implementation of pseudo-random number generators based on chaotic maps

Esteban Torres Pérez

Nonlinear Dynamics, 2017

View PDFchevron_right

Coupling Two Chaotic Systems in Order to Increasing the Security of a Communication System - Study and Real Time FPGA Implementation

Alipacha Adda

2013

View PDFchevron_right

FPGA Realization of Autonomous Chaotic Generator using RK4-based Algorithm

IOSR Journals

View PDFchevron_right

Low power pseudo-random number generator based on lemniscate chaotic map

International Journal of Electrical and Computer Engineering (IJECE)

International Journal of Electrical and Computer Engineering (IJECE), 2021

View PDFchevron_right

DESIGNING OF CHAOTIC SYSTEM OUTPUT SEQUENCE CIRCUIT BASED ON FPGA AND ITS APPLICATIONS IN NETWORK ENCRYPTION CARD

Nguyễn Tài Hải

View PDFchevron_right

A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

Murat Tuna

Balkan Journal of Electrical and Computer Engineering, 2020

View PDFchevron_right

Efficient Pseudo-chaotic Number Generator for Cryptographic Applications

Safwan El Assad

International Journal of Intelligent Computing Research, 2020

View PDFchevron_right

Design and Analysis of a Random Number Generator on FPGA

International Journal of Scientific Research in Science, Engineering and Technology IJSRSET

View PDFchevron_right

An FPGA Real-time Implementation of the Chen's Chaotic System for Securing Chaotic Communications

mustapha djeddou

2009

View PDFchevron_right

Generalized Hardware Post-processing Technique for Chaos-Based Pseudorandom Number Generators

ahmed radwan

ETRI Journal, 2013

View PDFchevron_right

A futuristic approach to generate random bit sequence using dynamic perturbed chaotic system

vani rajasekar

Turkish Journal of Electrical Engineering and Computer Sciences, 2021

View PDFchevron_right

Chaos Based Cryptographic Pseudo-Random Number Generator Template with Dynamic State Change

Octaviana Datcu

Applied Sciences

View PDFchevron_right

FPGA implementation and evaluation of discrete-time chaotic generators circuits

Pascal Giard

IECON Proceedings (Industrial Electronics Conference), 2012

View PDFchevron_right

A Survey on Implementation of Random Number Generator in FPGA

prafulla d Gawande

2015

View PDFchevron_right

GENERATION OF CRYPTOGRAPHICALLY SECURED PSEUDO RANDOM NUMBERS USING FPGA

IAEME Publication

IAEME PUBLICATION, 2014

View PDFchevron_right

Euler and RK4 Algorithms Based Implementation of Autonomous Chaotic Generator

Alpana Pandey

International Journal of Engineering and Advanced Technology, 2019

View PDFchevron_right

Chaotic encoder-decoder on FPGA for crypto system

Xaysamone Dittaphong

Signal and Information Processing Association Annual Summit and Conference (APSIPA), 2014 Asia-Pacific, 2014

View PDFchevron_right

FPGA Implementation of F2-Linear Pseudorandom Number Generators based on Zynq MPSoC: A Chaotic Iterations Post Processing Case Study

Christophe Guyeux

Proceedings of the 13th International Joint Conference on e-Business and Telecommunications, 2016

View PDFchevron_right

Performance and Statistical Analysis of Chaotic Random Bit Generator

Parisa Beham

International Journal of Computer and Communication Engineering

View PDFchevron_right

A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array

Metin Varan

International Journal of Circuit Theory and Applications, 2018

View PDFchevron_right