An advanced optimizer for the IA-64 architecture (original) (raw)
Related papers
An Overview of the Intel® IA64 Compiler
1999
Compiler Optimizations for High Performance Architectures
Improving the Performance of GCC by Exploiting IA-64 Architectural Features
Lecture Notes in Computer Science, 2005
Address calculation for retargetable compilation and exploration of instruction-set architectures
1996
A Survey of General and Architecture-Specific Compiler Optimization Techniques
2007
Compiler Analysis and Optimizations: What is New?
2003
Instruction combining for coalescing memory accesses using global code motion
Proceedings of the 2004 workshop on Memory system performance - MSP '04, 2004
An Approach for Compiler Optimization to Exploit Instruction Level Parallelism
Sigplan Notices, 1998
PLTO: A Link-Time Optimizer for the Intel IA32 Architecture
2001
Dynamic memory disambiguation using the memory conflict buffer
An Analysis of x86-64 Instruction Set for Optimization of System Softwares
2011
Design and evaluation of a compiler algorithm for prefetching
Sigplan Notices, 1992
Optimizing the instruction cache performance of the operating system
IEEE Transactions on Computers, 1998
Address Register-Oriented Optimizations
Ispike: A post-link optimizer for the intel architecture
International Symposium on Code Generation and Optimization, 2004. CGO 2004.
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Uuniversité de Versailles Saint Quentin Yvelines
2009 11th IEEE International Conference on High Performance Computing and Communications, 2009
Dynamic memory disambiguation using the memory conflict buffer
Ispike: A Post-link Optimizer for the Intel®Itanium®Architecture
2004
Efficient Memory Shadowing for 64-bit Architectures
2010
Link-Time Optimization of Address Calculation on a 64-bit Architecture
Sigplan Notices, 1994
Ispike: A Post-link Optimizer for the Intel
Link-Time Optimization of IA64 Binaries
Lecture Notes in Computer Science, 2004
Analysis of high-level address code transformations for programmable processors
2000
Facilitating compiler optimizations through the dynamic mapping of alternate register structures
Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems - CASES '07, 2007
Exploiting instruction level parallelism in the presence of conditional branches