Instruction window size trade-offs and characterization of program parallelism (original) (raw)

Three Architectural Models for Compiler-Controlled Speculative Execution

Scott Mahlke

View PDFchevron_right

Evaluation of a speculative multithreading compiler by characterizing program dependences

Manoj Franklin

IEEE International Workshop on Workload Characterization, 2004. WWC-7. 2004

View PDFchevron_right

Exploring the performance limits of simultaneous multithreading for memory intensive applications

Nectarios Koziris

The Journal of …, 2008

View PDFchevron_right

Automatic Detection of Parallelism: A grand challenge for high performance computing

Paul Petersen

IEEE Parallel & Distributed Technology: Systems & Applications, 1994

View PDFchevron_right

Exploiting instruction level parallelism in the presence of conditional branches

Scott Mahlke

View PDFchevron_right

Extraction of massive instruction level parallelism

Gus Uht

ACM SIGARCH Computer Architecture News, 1993

View PDFchevron_right

An Approach for Compiler Optimization to Exploit Instruction Level Parallelism

Rajendra Kumar

View PDFchevron_right

Compiler analysis for trace-level speculative multithreaded architectures

Antonio Gonzalez

… between Compilers and …, 2005

View PDFchevron_right

Measuring the Parallelism Available for Very Long Instruction Word Architectures

Alex Nicolau

IEEE Transactions on Computers, 2000

View PDFchevron_right

The Impact of Speculative Execution on SMT Processors

Jean-luc Gaudiot

International Journal of Parallel Programming, 2007

View PDFchevron_right

Modelling instruction-level parallelism for software pipelining

James Reinders

Proceedings of IFIP WG, 1993

View PDFchevron_right

Integrating the timing analysis of pipelining and instruction caching

David Whalley

1995

View PDFchevron_right

SOFTWARE EXPLOITS OF INSTRUCTION-LEVEL PARALLELISM FOR

PRAKASH MEENA

View PDFchevron_right

Control flow speculation in multiscalar processors

Nikhil Sharma

Proceedings Third International Symposium on High-Performance Computer Architecture

View PDFchevron_right

Branch classification to control instruction fetch in simultaneous multithreaded architectures

Alex Ramirez

International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, 2002

View PDFchevron_right

A general compiler framework for speculative multithreaded processors

Manoj Franklin

IEEE Transactions on Parallel and Distributed Systems, 2004

View PDFchevron_right

Measures of parallelism at compile time

Sir Le me

1993 Euromicro Workshop on Parallel and Distributed Processing

View PDFchevron_right

Speculative multithreaded processors

Antonio Gonzalez

1998

View PDFchevron_right

Removing architectural bottlenecks to the scalability of speculative parallelization

Josep Torrellas

Proceedings 28th Annual International Symposium on Computer Architecture, 2001

View PDFchevron_right

Tuning compiler optimizations for simultaneous multithreading

Dean Tullsen

micro, 1997

View PDFchevron_right

A profile-based tool for finding pipeline parallelism in sequential programs

Sean Rul

2010

View PDFchevron_right

Single instruction stream parallelism is greater than two

Nurettin Luleci

ACM SIGARCH Computer Architecture News, 1991

View PDFchevron_right

A macrotask-level unlimited speculative execution on multiprocessors

Hirofumi Sakane

Proceedings of the 9th international conference on Supercomputing - ICS '95, 1995

View PDFchevron_right

Hardware and software support for speculative execution of sequential binaries on a chip-multiprocessor

Venkata Krishnan

Proceedings of the 12th international conference on Supercomputing, 1998

View PDFchevron_right

On the performance potential of different types of speculative thread-level parallelism

Constantine Polychronopoulos

Proceedings of the 20th annual international conference on Supercomputing - ICS '06, 2006

View PDFchevron_right

Uncovering Hidden Loop Level Parallelism in Sequential Applications

Scott Mahlke

View PDFchevron_right