The Reduction of Test-Time in VLIW-TTA Processors (original) (raw)
Related papers
Sequential test generation at the register-transfer and logic levels
Conference proceedings on 27th ACM/IEEE design automation conference - DAC '90, 1990
IFIP Advances in Information and Communication Technology, 2013
An Integrated-Approach for Designing and Testing Specific Processors
International Journal of VLSI Design & Communication Systems, 2013
Single Core Hardware Modeling of Built-in-Self-Test for System on Chip Design
2012
Sequential test generation and synthesis for testability at the register-transfer and logic levels
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
Reducing test power, time and data volume in SoC testing using selective trigger scan architecture
Proceedings. 16th IEEE Symposium on Computer Arithmetic, 2003
A High Level Test Processor and Test Program Generator
fe.up.pt
At-speed self-testing of high-performance pipe-lined processing architectures
2013 NORCHIP, 2013
Design of a Test Processor for Asynchronous Chip Test
2011 Asian Test Symposium, 2011
Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip
2008
Delay-fault test generation and synthesis for testability under a standard scan design methodology
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
Robust Fault Detection for VLIW Processors Using Software Based Self Testing
2021
Analyzing the test generation problem for an application-oriented test of FPGAs
Proceedings IEEE European Test Workshop, 2000
An effective approach to automatic functional processor test generation for small-delay faults
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, 2014
An RTL methodology to enable low overhead combinational testing
Proceedings European Design and Test Conference. ED & TC 97
A Hybrid Test Architecture to Reduce Test Application Time in Full Scan Sequential Circuits
Srobona Mitra, Priyankar Ghosh
2009 Annual IEEE India Conference, 2009
Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study
Seventh International Workshop on Microprocessor Test and Verification (MTV'06), 2006
Built in Self Test Architecture using Concurrent Approach
Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
Integration, the VLSI Journal, 2007
Instruction-based delay fault self-testing of pipelined processor cores
Circuits and Systems, …, 2005
A novel scan architecture for power-efficient, rapid test
Proceedings of the 2002 IEEE/ACM …, 2002
Design Flow Allowing the Effective Use of Non-scan and Scan-Based Tests
Science Journal of Circuits, Systems and Signal Processing, 2016
LFSROM an algorithm for automatic design synthesis of hardware test pattern generator
Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium, 1993