The Present Status and Recent Advancements in Corona-Kelvin Non-Contact Electrical Metrology of Dielectrics for IC-Manufacturing (original) (raw)
Related papers
Evaluation of different wafer charging metrology protocols for thin dielectrics
2000
Evaluation of charging damage in thin oxides is challenging due to high tunneling currents and the lack of standard testing protocols. The problem is further complicated by the trend in the industry to modify or replace pure SiO2 as the gate dielectric material. An effective way to evaluate the testing protocols used in characterizing ion beam induced charging damage is needed. The traditional interpretation of testing results is based on the conduction model for thick oxides in which direct tunneling is negligible. Charges injected into the oxide usually lead to catastrophic breakdown or irreversible destruction of the oxide. Around 3 nm or less, direct tunneling becomes a significant part of the current flow through the oxide and self-healing after breakdown may occur. We use antenna structure devices to detect ion beam induced charging damage. Detection sensitivity can be improved by increasing the antenna ratio. After implantation, leakage current at different stress voltages, stress voltage at 1 A/cm2 , and voltage-to-breakdown (Vbd) as well as charge-to-breakdown (Qbd) are measured. Each of the testing protocols gives a certain type of information on oxide charging damage. More complicated analysis requiring parameter extraction to fit the Fowler-Nordheim current curve has been explored. The sensitivity and effectiveness of these testing protocols are discussed
Non-Contact CV Technique for high-k Applications
2003
This non-contact high-k monitoring technique is based on a differential quasistatic C-V that is generated using time-resolved metrology combining corona charging and contact potential difference (CPD) measurements. The technique incorporates transconductance corrections that enable measurements in the high field range (10MV/cm) required for extraction of large dielectric capacitance corresponding to ultra-low equivalent electrical oxide thickness (EOT) down to the sub-nanometer range. It also provides a means for monitoring the flat band voltage, VFB, the interface trap spectra, DIT, and the total dielectric charge, dQTOT. This technique is seen as a replacement for not only MOS C-V measurements but also for mercury-probe C-V. EOT measurement by the differential corona C-V has a major advantage over optical methods because it is not affected by water adsorption and molecular airborne contamination, MAC. These effects have been a problem for optical metrology of ultra-thin dielectrics. The presented results illustrate the application of the technique to state of the art gate dielectrics, including Si-O-N and HfO2.
Materials Science Forum, 2013
This project aims at establishing a new method to characterize the interface between 4H-SiC and passivating dielectric layers. The investigations are made on metal-oxide-semiconductor (MOS) test structures. The oxides are made of Al 2 O 3 , deposited by atomic layer deposition (ALD), and SiO 2 , deposited by plasma-enhanced chemical vapour deposition (PECVD) and the semiconductor is lowly doped 4H-SiC n-type epitaxial layers. These structures have been exposed to different fluencies of Ar ion irradiation to induce damage at the interface and then measured by well-established electrical techniques, as well as the new method utilizing optical free carrier absorption (FCA) technique to assess the interface traps. We have furthermore developed an analytical tool using Matlab that can extract surface recombination velocity (SRV) from the optical data. This tool is developed for an idealized epi-layer between two surfaces, but could also be applied, for instance, to the region between the emitter and base contacts on SiC mesa etched BJT's. First, optical free carrier absorption (FCA) measurements are carried out to measure the effective lifetimes in the structures. The data obtained from FCA is then fitted with the analytical tool and SRVs, for samples with both types of dielectrics with various Ar ion fluencies, are extracted. Standard electrical measurements using capacitance-voltage (CV) measurements are also undertaken and the density of interface traps (D it) is extracted using the Terman method. Extracted SRV values are then compared to D it values. It is observed that SiO 2 samples show a large rise of SRVs, from 0.5 10 4 cm/s for a reference sample to 8 10 4 cm/s for a fluence of 1 10 12 cm-2 , whereas Al 2 O 3 samples show more stable SRV, changing from 3 10 4 cm/s for the un-irradiated reference sample to 6 10 4 cm/s for a fluence of 1 10 12 cm-2. A very similar trend is observed for D it values extracted from CV measurements and it can therefore be concluded that the FCA method is very suitable for characterization of the interface, and together with CV, it should be possible to obtain quantitative values on charge carrier trapping dynamics.
Development of a novel wafer-probe for in situ measurements of thin film properties
Plasma Sources Science and Technology, 2015
We report a new development of a diagnostic technique, referred to as the wafer probe, which enables us to qualitatively monitor the plasma-induced changes in thin film dielectrics, in-situ and in real time. The wafer probe is an adaptation of the well-established ion flux probe technique, also known as RF biased or pulse biased planar Langmuir probe. This technique utilises the top surface of a tile cut from a multi-layer wafer as the probing area. This technique was successfully used to characterise different plasma conditions and monitor the plasma-induced changes in the thin layers of the tile, e.g. a porous organosilicate-glass low-κ dielectrics. The wafer probe was used to monitor the different effects of an argon and a hydrogen plasma on low-κ dielectrics, as well as to monitor the etch rate and endpoint of an Ar/SF 6 plasma.
Microelectronic Engineering, 2006
Of great interest for sub-65 nm interconnect technologies, low-k barriers are potentially sensitive to Cu diffusion and oxygen-based contamination, respectively leading to short circuits and to performance degradations of Cu lines. Two characterization methods were developed to evaluate these potential weaknesses, (i) liquid phase decomposition (LPD), coupled to Cu contamination analysis in a sacrificial silicon oxide layer, and (ii) nondestructive reflectivity. LPD was shown to detect defects on the Cu surface or in the barrier itself that cannot be investigated with local analysis such as SIMS probe. Results evidenced the degradation of barrier efficiency against Cu diffusion with the low-k barrier thickness reduction. On the opposite, reflectivity measurements showed that hermeticity of these barriers to oxygen diffusion is not critical for most of the dielectric barriers with k-value higher than 4. The two techniques developed in this study will be useful to evaluate advanced low-k barriers.
Non-destructive measurement of the dielectric constant of solid samples
2009
Recibido el 18 de septiembre de 2009; aceptado el 1 de diciembre de 2009 We discuss and analyze a practical methodology for the determination of the dielectric constant of a macroscopic solid sample in a nondestructive way. The technique consists in measuring the capacitance between a pointer electrode and the dielectric surface as a function of the separation distance in a scale comparable to the radius of curvature of the tip's apex. The changes in capacitance that must be measured will commonly be in the atto-farad scale and require specialized instrumentation which we also describe here. The technique requires two calibration standards and the sample needs to have a portion of its surface flat and some minimum dimensions, but otherwise it can have an arbitrary shape. We used a simple model based on the method of images to explain the methodology and present experimental results with the proposed methodology.
Electrical Characterization Methodologies for the Assessment of High-k Gate Dielectric Stacks
ECS Transactions, 2007
Various conventional and novel electrical characterization techniques have been combined with comprehensive analysis to properly evaluate high-k gate dielectric stack structures. These measurement methodologies and analysis techniques are intended to separate contribution from the pre-existing defects, which may serve as charge traps, from the stress-generated defects. In addition, the differentiation of electrically active bulk high-k traps and interfacial layer traps has been demonstrated.
A new AFM-based tool for testing dielectric quality and reliability on a nanometer scale
Microelectronics Reliability, 1999
Conducting AFM (C-AFM) makes it possible to measure local tunneling cun'ents through thin dielectrics with a lateral resolution of a few nanometers. Thereby root causes for oxide fails like thickness inhomogeneity, electrically weak spots or local degradation can be detected. The method yields local currents down to the fA range, thickness determination in the range from 1 nm to 80 nm with an absolute accuracy down to 3A, and high resolution thickness maps. We show examples of gate oxide edge thinning, EEPROM data retention fails and low QBD MOS oxides.