Forward and Reverse Modeling of Low Noise Amplifiers Based on Circuit Simulations (original) (raw)
Related papers
Surrogate Modeling of RF Circuit Blocks
Mathematics in Industry, 2010
Surrogate models are a cost-effective replacement for expensive computer simulations in design space exploration. Literature has already demonstrated the feasibility of accurate surrogate models for single radio frequency (RF) and microwave devices. Within the European Marie Curie project O-MOORE-NICE! (Operational Model Order Reduction for Nanoscale IC Electronics) we aim to investigate the feasibility of the surrogate modeling approach for entire RF circuit blocks. This paper presents an overview about the surrogate model type selection problem for low noise amplifier modeling.
IEEE Access
Contemporary microwave design heavily relies on full-wave electromagnetic (EM) simulation tools. This is especially the case for miniaturized devices where EM cross-coupling effects cannot be adequately accounted for using equivalent network models. Unfortunately, EM analysis incurs considerable computational expenses, which becomes a bottleneck whenever multiple evaluations are required. Common simulation-based design tasks include parametric optimization and uncertainty quantification. These can be accelerated using fast replacement models, among which the data-driven surrogates are the most popular. Notwithstanding, a construction of approximation models for microwave components is hindered by the dimensionality issues as well as high nonlinearity of system characteristics. A partial alleviation of the mentioned difficulties can be achieved with the recently reported performance-driven modeling methods, including the nested kriging framework. Therein, the computational benefits are obtained by appropriate confinement of the surrogate model domain, spanned by a set of pre-optimized reference designs, and by focusing on the parameter space region that contains high quality designs with respect to the considered performance figures. This paper presents a methodology that incorporates the concept of nested kriging and enhances it by explicit dimensionality reduction based on spectral decomposition of the reference design set. Extensive verification studies conducted for a compact rat-race coupler and a three-section impedance matching transformer demonstrate superiority of the presented approach over both the conventional techniques and the nested kriging in terms of modeling accuracy. Design utility of our surrogates is corroborated through application cases studies. INDEX TERMS Microwave design, compact circuits, surrogate modeling, domain confinement, principal component analysis, dimensionality reduction.
Rf circuit block modeling via kriging surrogates
2008
The use of replacement metamodels (global surrogate models) has become commonplace as a cost effective alternative for performing complex high fidelity computer simulations. Due to their compact formulation and negligible evaluation time, global surrogate models are very useful tools for exploring the design space, what-if analysis, optimization, and sensitivity analysis. In addition, multiple surrogate models can be chained together to easily model large scale systems where a direct, fullwave simulation would be too cumbersome. Two crucial aspects of global surrogate modeling are data collection (sequential design) and hyperparameter optimization. Kriging models have become very popular in many domains but have seen little application in electronics and Electro-Magnetism. In this paper we study the impact of different hyperparameter optimization algorithms and sampling strategies on the accuracy of Kriging models as applied to a Low Noise Amplifier (LNA) RF circuit block.
CMOS low-noise amplifier design optimization techniques
IEEE Transactions on Microwave Theory and Techniques, 2004
This paper reviews and analyzes four reported low-noise amplifier (LNA) design techniques applied to the cascode topology based on CMOS technology: classical noise matching, simultaneous noise and input matching (SNIM), power-constrained noise optimization, and power-constrained simultaneous noise and input matching (PCSNIM) techniques. Very simple and insightful sets of noise parameter expressions are newly introduced for the SNIM and PCSNIM techniques. Based on the noise parameter equations, this paper provides clear understanding of the design principles, fundamental limitations, and advantages of the four reported LNA design techniques so that the designers can get the overall LNA design perspective. As a demonstration for the proposed design principle of the PCSNIM technique, a very low-power folded-cascode LNA is implemented based on 0.25-m CMOS technology for 900-MHz Zigbee applications. Measurement results show the noise figure of 1.35 dB, power gain of 12 dB, and input third-order intermodulation product of 4 dBm while dissipating 1.6 mA from a 1.25-V supply (0.7 mA for the input NMOS transistor only). The overall behavior of the implemented LNA shows good agreement with theoretical predictions.
A Tool for Design Exploration and Power Optimization of CMOS RF Circuits Blocks
2006 IEEE International Symposium on Circuits and Systems, 2006
A tool that explores the design space of basic RF circuit blocks is presented. The tool takes advantage of the application of an MOS transistor model continuous in all inversion levels (weak to strong inversion). The performance of the circuit is analyzed in the I D -g m /I D plane. The tool shows the existence of a inversion level that provides an optimum in the power consumption for a given gain and frequency. Examples are presented showing how comparison of the performance of different technologies or evaluation of the effect of parasitic elements can be easily done. The tool is applied to the design of a power amplifier and a VCO at 910 MHz in 0.35µm CMOS technology. The tools estimations are checked against simulations using BSIM3v3, showing very good agreement. Additionally, preliminary experimental results are presented.
Fast Design Space Exploration and Multi-Objective Optimization of Wide-Band Noise-Canceling LNAs
Electronics, 2022
Design optimization of RF low-noise amplifiers (LNAs) remains a time-consuming and complex process. Iterations are needed to adjust impedance matching, gain, and noise figure (NF) simultaneously. The process can involve more iterations to adjust the non-linear behavior of the circuit which can be represented by the input-referred third-order intercept (IIP3). In this work, we present a variation-aware automated design and optimization flow for a wide-band noise-canceling LNA. We include the circuit non-linearity in the optimization flow without using a simulator in the loop. By describing the transistors using precomputed lookup tables (LUTs), a design database that contains 200,000 design points is generated in 3 s only without non-linearity computation and 10 s when non-linearity is taken into account. Using a gm/ID-based correct-by-construction design procedure, the generated design points automatically satisfy proper biasing, input matching, and gain matching requirements. The g...
Simulation-Based Optimization for Automated Design of Analog/RF Circuits
Lecture Notes in Electrical Engineering, 2021
Automation tools for circuit optimization have proven their usefulness in solving design issues by considering the technological aspects of downscaling. Recent advances have proven that the optimization method based on simulation is a powerful and important solution for the optimal sizing of electronic circuits. In this paper, we propose a simulation-based methodology for automatic optimization of the multi-objective design of an analog/RF circuit. As applications, we use both analog and RF circuits, respectively the LC tank Voltage Controlled Oscillator (VCO) and the new Current-Feedback Operational Amplifier (CFOA). For the LC-VCO, we optimize the power consumption and the phase noise. For the CFOA, we optimize its important performances such as bandwidth and parasitic resistances, for low-voltage, low-power applications. All simulations are performed by HSPICE using 0.13 µm RF CMOS and 0.18 µm CMOS technologies for the LC-VCO and the CFOA, respectively.
IEEE transactions on microwave theory and techniques, 2024
In this article, a non-quasi-static (NQS) nonlinear transistor model oriented to E-band power amplifier (PA) design is discussed. A new formulation that describes the millimeter-wave NQS behavior is proposed and the entire model extraction procedure is detailed with the aim of putting in evidence the specific issues posed by working at millimeter-wave frequencies. The model is used in the design of a family of monolithic microwave integrated circuit (MMICs) for realizing complete system-in-package (SIP) transmitter and receiver. The model is first fully validated at transistor level by comparing its predictions with linear and nonlinear measurements, and then with measurements carried out on the realized MMIC amplifiers at E-band. Index Terms-Microwave amplifiers, microwave FETs, millimeter-waves, nonlinear transistor modeling, small-and large-signal microwave measurements. I. INTRODUCTION T HE recent advances in 5G/6G communication systems offer high data rate up to 10 Gbps and beyond. This outstanding demand requires the use of millimeter-wave frequencies; in particular, E-band point-to-point (P2P) radio links are very attractive for backhauling in 5G communications since they provide wide bandwidth required to cover the big amount of mobile data. High data rate can be achieved by employing complex modulation schemes at the cost of very stringent requirements on linearity [1], [2], [3], [4], [5]. Moreover, market competition forces to reduce development cost and time-to-market, and this leads to minimize the number of foundry runs needed for circuit design. In this perspective, accurate transistor models are mandatory to accomplish this
Inversion-Coefficient Based Design of RF CMOS Low-Noise Amplifiers
2006 13th IEEE International Conference on Electronics, Circuits and Systems, 2006
This paper presents a methodology for the design of a CMOS Low-Noise Amplifier (LNA) operating at 5.5GHz. As an example, the design of a narrow-band cascode LNA intended for WiMax application in the frequency range from 5-6GHz is analyzed, using an 120nm CMOS technology. Trade-offs in the design, such as noise figure, gain, linearity are explored, based on the inversion coefficient and channel length of the MOS transistors. The design accounts for the effect of induced gate noise in the MOSFETs using the EKV3 model and accounts for non-ideal inductors. It is clearly shown how reduced channel length also leads to lower levels of inversion for best LNA performance.
Electronics
This work presents a new design methodology for radio frequency (RF) integrated circuits based on a unified analysis of the scattering parameters of the circuit and the gm/ID ratio of the involved transistors. Since the scattering parameters of the circuits are parameterized by means of the physical characteristics of transistors, designers can optimize transistor size and biasing to comply with the circuit specifications given in terms of S-parameters. A complete design of a cascode low noise amplifier (LNA) in MOS 65 nm technology is taken as a case study in order to validate the approach. In addition, this methodology permits the identification of the best trade-off between the minimum noise figure and the maximum gain for the LNA in a very simple way.