Channel timing error analysis for DDR2 memory systems (original) (raw)
Related papers
Design and modeling challenges for DDR II memory subsystems
IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2003
This paper describes the electrical packaging challenges, design issues, and design solutions for source-synchronous DDR II memory subsystems utilizing the double data rate (DDR) timing protocols. Major design and modeling issues are discussed, such as crosstalk, delay skew, impedance control and inter-symbol interference. The timing and jitter budgets, and the noise margin allocation for the various components of the optimization
DDR Timing Closure: Physical Design and STA Methodology
Physical design and Timing of High Speed I/O interfaces present some of the most intriguing aspects in ASIC design. Previous SNUG papers have discussed in detail the timing analysis techniques that can be used for analyzing DDR timing using Primetime. This paper aims to present techniques that we implemented at Corrent Corporation to successfully constrain, place, route and analyze a DDR interface module that meets our performance goals in a timely manner. Traditional place and route approaches simply do not work. We show a practical and methodical approach for analyzing the timing requirements and understanding the design to be implemented to prepare for physical design and perform timing analysis. Detailed discussions of timing driven placement constraints, clock tree requirements and implementation, timing analysis techniques using Primetime and Tcl and necessary post-layout ECOs using Physical Compiler and Apollo are presented in this paper. This approach is one way that worked for us on multiple chips given the schedule constraints and enabled quick timing closure.
IEEE Electromagnetic Compatibility Magazine, 2016
In this paper, the clock duty cycle distortion (DCD) jitter will be investigated and the results will be compared for two channel configurations: using a general UDIMM topology and using discrete SDRAM component topology. These channel configurations will be simulated and analyzed for ISI effects, such as channel loss and reflection. The outcome of this investigation will show the primary factors that contribute to on-clock DCD in a most common DDR channel configurations. After analysis and comparison, the simulated differential clock DCD data will be provided while changing channel impedance corners due to the substrate manufacturing tolerance for package and PCB in a reflective discrete DRAM component and lossy UDIMM configurations. Finally, the simulation model-to-hardware correlation will be performed for each configuration. The simulated clock waveforms will be correlated with the measured waveforms for each configuration and the simulated differential DDR clock DCD analysis will be verified with the measured clock DCD jitter amount in actual system configurations.
Modeling of DDR4 Memory and Advanced Verifications of DDR4 Memory Subsystem
IRJET, 2022
In today’s computer world, it is very necessary to improve the speed in most electronics devices. People are very much fascinated over new technologies. To fulfil the need of customers, it is a challenge to system designers when it comes to keeping up with speed. In choosing an optimal system, memory plays a vital role in the performance and reliability of system. Memory modules are important components of many very large-scale integration (VLSI) designs. Presently in the market Double Data Rate 3rd Generation (DDR3) and Double Data Rate 4th Generation (DDR4) Synchronous Dynamic Random-Access Memory (SDRAM) are often seen but their memory storage array implementation is not directly available to the user. The aim of the project is to develop a DDR4 memory model using system Verilog that fulfils the specifications of JEDEC Specs given by Solid State Technology Association. The memory model is built with improvisation in its efficiency in terms of data rate when compared to its previous generation. Since the present DDR4 memory model of different companies are confidential (encrypted format), user cannot access it directly. So, modelling of DDR4 memory model helps the user to obtain the decrypted form of DDR4 memory model and helps in further upgradation according to requirements. The tools used for the project are Modelsim 6.3g-p1 and Questasim. The implementation includes DDR4 memory modelling using the System Verilog, verification with Xilinx memory controller. Comprehensive simulations of all scenarios including bypass (Read Write of the same address, on the same cycle) will be performed followed by sequential equivalent checking versus an existing model using the Modelsim tools.
Adaptive-latency DRAM: Optimizing DRAM timing for the common-case
2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015
In current systems, memory accesses to a DRAM chip must obey a set of minimum latency restrictions specified in the DRAM standard. Such timing parameters exist to guarantee reliable operation. When deciding the timing parameters, DRAM manufacturers incorporate a very large margin as a provision against two worst-case scenarios. First, due to process variation, some outlier chips are much slower than others and cannot be operated as fast. Second, chips become slower at higher temperatures, and all chips need to operate reliably at the highest supported (i.e., worst-case) DRAM temperature (85 • C). In this paper, we show that typical DRAM chips operating at typical temperatures (e.g., 55 • C) are capable of providing a much smaller access latency, but are nevertheless forced to operate at the largest latency of the worst-case.
Timing analysis of an embedded memory: SPSMALL
This paper proposes a high-level formalism, called Abstract Functional and Timing Graph (AFTG), for describing a memory architecture, which combines logical functionality and timing. After translation of the AFTG into the form a timed automaton, we are able to compute the response times of the modeled memory, and check their consistency with the values specified in the datasheet. We also address the problem of finding optimal values of setup timings.
Data Strobe Timing of DDR2 using a Statistical Random Sampling Technique
2008
— This paper presents a new way to tackle critical bus cycle timing issues related to DDR/DDR2 bus operations using a statistical random sampling technique. The technique allows a pure standard cell based design which is inherently area, power and design time efficient compared to existing solutions proposed in the literature. The proposed design employs a statistical random sampling technique to measure and correct the duty cycle of a clock to produce source synchronous signals and to adjust the phase of the incoming strobe to correctly capture data. The proposed circuits are used to interface Samsung K4T51163QB_D5 DDR2 chips to a massively parallel processing logic ASIC chip, targeted to IBM Cu-08 90 nm technology. The proposed design is a fully digital solution based on standard cell components and does not require any custom designed component. This makes it extremely design time efficient and portable across most ASIC and FPGA technologies. I.
Timing analysis of computer hardware
IBM Journal of Research …, 1982
of almost 800 000 circuits) prior to the hardware debugging of timing. The 3081 is characterized by a tight statistical timing design. abstract may be used without further permission in computer-based and other information-service systems. Permission to republish other excerpts should be obtained from the Editor. ROBERT B. HITCHCOCK. SR. ET AL.
Statistical link analysis of high-speed memory I/O interfaces during simultaneous switching events
2008 IEEE-EPEP Electrical Performance of Electronic Packaging, 2008
Single-ended signaling systems, popular in memory I/O interfaces, are limited by signal and power integrity issues such as crosstalk and simultaneous switching output noise (SSO). At high data rates, the single-ended systems also suffers from random noise and timing jitter. In this paper, we present an integrated signal and power integrity simulation flow that combines statistical and transient simulation methods to enable the characterization of single-ended systems to account for random timing jitter in addition to the traditional SI issues focused on the deterministic noise such as intersymbol interference (lSI), crosstalk, and SSO noise. To include SSO noise, we co-simulate power distribution network (PDN) and channel models and treat SSO noise as another form of crosstalk. To capture any system nonlinearity, we employ time-domain based multi-edge response (MER) method to characterize the deterministic and passive portion of channels. Then, random noise and timing jitter impact are included via statistical approach. We use GDDR system to demonstrate our simulation flow.
Worst Case Analysis of DRAM Latency for Real-Time Multi-core Systems
2013
As multi-core systems are becoming more popular in real-time embedded systems, strict timing requirements for accessing shared resources must be met. In particular, a detailed latency analysis for Double Data Rate Dynamic RAM (DDR DRAM) is highly desirable. Several researchers have proposed predictable memory controllers to provide guaranteed memory access latency. However, the performance of such controllers sharply decreases as DDR devices become faster and the width of memory buses is increased. In this paper, we present a novel, composable worst case analysis for DDR DRAM that provides improved latency bounds compared to existing works by explicitly modeling the DRAM state. In particular, our approach scales better with increasing number of requestors and memory speed. Benchmark evaluations show up to 70% improvement in worst case task execution time compared to a competing predictable memory controller for a system with 8 requestors.