Analysis on the effect of parallel current path on the quality factor of CMOS spiral inductors for 1–10 GHz (original) (raw)
Related papers
The detailed analysis of high Q CMOS-compatible microwave spiral inductors in silicon technology
IEEE Transactions on Electron Devices, 1998
We present the extensive experimental results and their detailed analysis showing the important effects of layout parameters on the frequency responses of quality factor (Q) of rectangular spiral inductors, which are fabricated on a silicon substrate by using conventional silicon CMOS technology, in order to determine the desirable values of layout parameters for designing the high Q inductors used in RF IC's applications. Analysis of the inductors on Si substrates with three kinds of resistivities has been performed by tailoring the geometric layout and varying the metal thickness. Using these results, the substrate effects on RF performance of inductors are also investigated by observing the frequency responses of Q with varying the substrate resistivity in detail.
On the design of RF spiral inductors on silicon
IEEE Transactions on Electron Devices, 2003
This review of design principles for implementation of a spiral inductor in a silicon integrated circuit fabrication process summarizes prior art in this field. In addition, a fast and physics-based inductor model is exploited to put the results contributed by many different groups in various technologies and achieved over the past eight years into perspective. Inductors are compared not only by their maximum quality factors ( max ), but also by taking the frequency at max , the inductance value ( ), the self-resonance frequency ( SR ), and the coil area into account.
RF circuit design aspects of spiral inductors on silicon
Solid-State Circuits, …, 1998
The design and optimization of spiral inductors on silicon substrates, the related layout issues in integrated circuits, and the effect of the inductor-Q an the performance of radio-frequency (RF) building blocks are discussed. Integrated spiral inductors with ...
Q-Factor Performance Analysis of Spiral Inductors Using Multilayer Structures
2010 Second International Conference on Computational Intelligence, Modelling and Simulation, 2010
The great flexibility of three-dimensional multilayer technology which newly developed spiral inductors have been designed and optimized. The chosen approach for the spiral implementation loaded is a coplanar waveguide (CPW) transmission lines. The multilayer spiral inductors are very compact and having resonant frequency band between 5 GHz to 70 GHz. The area of multilayer inductor is nearly four times smaller compared to planar design in maintaining the same performance. CST software was used for electromagnetic(EM) simulation and the multilayer inductors are analyzed using EM analysis. These miniaturized inductors are designed using a combination of three metals (Au) and three polyimide dielectric layers on semi-insulating GaAs substrates. The related layout materials in integrated circuits and the effect of the inductor Q-factor on the performance of radio-frequency (RF) is discussed. Circuit design features such as minimum inductors area, the thickness of dielectric layers, and the important effect of metals and substrates loss on the inductor aspects are being addressed.
IEEE Transactions on Electron Devices, 2005
A new test structure layout technique and design methodology are used to investigate quantitatively how geometrical layout parameters such as core diameter, conductor spacing, and width would affect the performance of spiral inductors. For the 0.18-m RFCMOS technology, experimental results in this paper reveal that inductors' core diameters must be adequately large, more than 100 m, to ensure high quality factor characteristics and their conductor spacing should be minimal to obtain larger per unit area inductance value. A novel design methodology which optimizes the conductor width of inductors allows alignment of their peak quality factor to the circuit's operating frequency, enhancing the gain, input/output matching characteristics and noise figure of a giga-hertz amplifier.
RF Characterization of Square Spiral Inductors on a 0.25 μm Digital CMOS Process
Philippine …, 2011
The growth of wireless applications in the low GHz range has been a catalyst in numerous research activities to develop wireless applications in standard digital CMOS processes. The relatively lower costs in developing single chip solutions for wireless applications in CMOS technology is considered its main advantage over other semiconductor processes. Thus, with the integration of RF systems in CMOS, planar inductors will have a dominant role in defining the achievable performance of the system as a whole. The inductors used in this study were used in the input impedance matching for an LNA at 2.4 GHz. Plain square spiral inductors and square spiral inductors with Q enhancement structures are implemented on a 0.25 µm digital CMOS process with inductance values of 1.8 nH and 10 nH. On Wafer RF characterization of the inductors were done using an inductor model proposed by Yue. Results obtained show that parasitic resistance limits the Q of square spiral inductors on a digital CMOS process. Measured results also show how Q enhancement techniques reported in literature affect inductor Q on a digital CMOS process. It is recommended that shunted metals be used in improving inductor Q.
A methodology for design and modeling of optimum quality spiral inductors
2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systms - Digest of Papers, SiRF, 2008
This paper presents a methodology, based on the regularization theory, to find, in the whole geometric parameter space, the planar spiral inductors with optimum quality factor. A new technique, based on Debye fitting approximation, has been applied to extract a passive equivalent circuit model of these inductors. This model provides an accurate wideband frequency characterization up to 16 GHz.
RF spiral planar inductor designs - preliminary results [RFIC applications
2003
Inductors that can be integrated on a silicon chip have been reported in the literature. This has lead to the development of silicon RF integrated circuits (RFICs) where previously discrete component inductors had to be used. Now the size of circuits can be greatly reduced with the integration of RF circuits or even complete systems on a silicon chip. This has raised enormous interest in the study of the on-chip inductor. This paper presents a comparison of various inductor expressions available in the literature. Error trends are highlighted and discussed in the 1 to 10 nH inductance region. The focus of the design is the square spiral inductor. The details of the 'new-physic' closed-form expression is found to be the most accurate expression and its implication to inductor synthesis is discussed.
Modeling and Layout Optimization Techniques for Silicon-Based Symmetrical Spiral Inductors
Progress In Electromagnetics Research, 2013
A scalable and highly accurate RF symmetrical inductor model (with model error of less than 5%) has been developed from more than 100 test structures, enabling device performance versus layout size trade-offs and optimization up to 10 GHz. Large conductor width designs are found to yield good performance for inductors with small inductance values. However, as inductance or frequency increases, interactions between metallization resistive and substrate losses render the use of large widths unfavorable as they consume silicon area and degrade device performance. These findings are particularly important when exploiting the cost-effective silicon-based RF technologies for applications with operating frequencies greater than 2.5 GHz.