IJERT-Hyper Pipelined RISC Processor Implementation- A Review (original) (raw)
Related papers
Hyper Pipelined RISC Processor Implementation- A Review
2013
Reduced Instruction Set Computing or RISC pronounced as Risk is a CPU design strategy based on its insight construction that simplifies the instructions which provides higher performance. Pipelining is the concept of overlapping of multiple instructions during execution time. Pipeline splits one task into multiple subtasks. In the embedded application the concept of Core Multiplier multiplies the functionality of cores, bus-systems or complete sub designs (hyper pipelining). It implements registers (called pipes) in the design to create CMF independent designs. Since only registers are inserted, the resulting area is much less than duplicating the complete design. The result is a much smaller ASIC or lesser FPGA size.
Design And Analysis Of High Performance Risc Processor Using Hyperpipelining Technique
The paper proposes RISC processor with floating point arithmetic for high speed and low power consumption .It is having five stage pipelining which is designed using VHDL. Number of instruction which are designed for this processors. We use 5-stage pipelining which involves instruction fetch module, instruction decode, module, execution module, memory i/o and write block.
High performance RISC microprocessors
IEEE Micro, 1999
Montage contains four architectural concepts that address our strategic aims: multipipelining, extendable function units, configurable caches, and the MediaLink interface. Multipipelining This technique permits main pipe stages to be isolated by buffers. If stalls occur, rather than the whole pipeline stalling, other stages can continue while there is buffer space. In essence, the main pipeline is broken into smaller pipelines. Coupled with wide dispatch capa
Functional unit level parallelism in RISC architecture
This paper presents the design and implementation of RISC processor having five stages pipelined architecture. Functional unit parallelism is exploited through the implementation of pipelining in five stages of RISC processor. The hazards which come to life due to parallelism are data, structural, and control hazards .In order to achieve the true benefits of the parallelism through pipelining; these hazards must be properly handled. The data hazards are solved using bypassing in which we forward the required value of the operand to the succeeding instruction. Structural hazards are solved by implementing three port register file so that two operand reading and one register writing can be performed in parallel without degrading the performance. Control hazards arise from Branch, Jump and Call instructions. To solve these problems, we insert automated NOP in stage2, stage3 and stage4. The processor designed is a fully functional processor which can execute any program including jump statements, switch statements, loops and subroutines which are the basic ingredients of any computer program.
Design of Instruction Fetch Unit and ALU for Pipelined RISC Processor
Pipelining is a concept which improves the performance of processor. A five stage pipelined RISC processor has stages as instruction fetch, decode, execute, memory, write back. RISC has a simpler and faster instruction set architecture. The aim of paper is to design instruction fetch unit and ALU which are part of RISC processor architecture. Instruction fetch is designed to read the instructions present in memory. ALU is in the execution stage of pipelining which performs all computations i.e. arithmetic and logical operations. Xilinx 8.1i is used to simulate the design using VHDL language.
Design and Implementation of 5 Stages Pipelined Architecture in 32 Bit RISC Processor
2012
The proposed work is the design of a 32 bit RISC (Reduced Instruction Set Computer) processor. The design will help to improve the speed of processor, and to give the higher performance of the processor. It has 5 stages of pipeline viz. instruction fetch, instruction decode, instruction execute, memory access and write back all in one clock cycle. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL. Particular attention will be paid to the reduction of clock cycles as well as to improve the speed of processor. This can be targeted to any FPGA for several applications. The processor will Synthesize using Xilinx Web pack and simulate using Model Sim simulator.
A High Performance 6-Stage MIPS RISC Pipelined Processor Architecture Design
Pipelining is a process of concurrent execution of instructions in sections overlapped for effective utilization of resources. In this paper, high performance 64 bit, 6 stage MIPS RISC processor is designed to enhance the speed and for better handling of the criticality of the pipelining process. The paper consists of several optimizing devices and methods which not only concentrate on low power and high speed but also curtail the hazards in a critical manner. In the comparison study, our proposed architecture has reduced power by 19% and enhanced speed by 12%, when compared to our nearest counterpart. The simulation results are carried out with Xilinx platform and proved the superiority of our model. The 3-D graphic representation employed through MATLAB tool.
Design of RISC-Based Processor on FPGA
The objective of this project was to design and implement a pipelined processor on FPGA using Xilinx (Spartan3E). We have used a RISC-like instruction set in the project. Instructions are 1-byte or 2-bytes depending on the type of instructions. There are four 1-byte general purpose registers; R0, R1, R2, and R3. For both RAM and ROM, the memory address space is 256 bytes and is byte addressable. PC is the program counter that points to the next instruction to be executed. For call subroutine instruction (BR.SUB) a special register, link register (LR), holds the address of instruction after BR.SUB.
Comparative Study of RISC Architectures
2011
RISC or Reduced Instruction Set Computer is a design architecture that focuses on simplification of the instruction set to achieve the goal of a simplified architecture implementation. It is characterized by certain distinguishing features such as single cycle execution time, simplified instruction set and load/store architecture. However, new generation RISC processors are modifying some of these features, while adding more attributes based on their areas of application. The current paper reviews some of the RISC architectures seen over the years and analyzes their salient features. RISC( Reduced Instruction Set Computer) was first conceptualized at the university of California, Berkely with the aim of developing a single-chip computer with a simplified instruction set, as opposed to the CISC (Complex Instruction Set Computer) architecture that was prevalent at the time. The motivation behind the development of RISC was to avoid consequences that accompanied the complex architectur...