A Study of the Application of Binary Decision Diagrams on Multilevel Logic Synthesis (original) (raw)
Related papers
Applications of decision diagrams in digital circuit design
1999
Design methodology of digital circuits is a rapidly changing eld. In the last 20 years, the number of transistors on a single chip has increased from thousands to tens of millions. This sets new demands on the design tools involved, their ability to capture speci cations on a high level, and nally synthesize them into hardware implementations. The introduction of Decision Diagrams DDs has brought new means towards solving many of the problems raised by the increasing complexity of todays designs. In this thesis, we study their use in VLSI CAD and develop a number of novel applications. Incomplete speci cations are inherent to the functionality of almost all digital circuits. We present a design methodology providing a common basis between design validation and logic synthesis, namely the semantics of Kleenean Strong Ternary Logic. This is called upon as commonly used design methodologies, based e.g. on VHDL, are shown to put design correctness in jeopardy. By an extension of DDs, we can e ciently represent and manipulate incompletely speci ed functions. The method p r esented, not only guarantees correctness of the nal circuit, but also o ers potential towards expressing and utilizing incompleteness in ways other methodologies are incapable of. The increasing density and speed of todays target technologies also changes the conditions for logic synthesis; e.g., traditional quality measures based on gate delays are becoming less accurate as delays caused by interconnections are raising their heads. To address this problem we propose methodologies allowing quality measures of the nal circuit to be foreseen and considered throughout the whole synthesis process. In general this is a very hard task. We approach the problem by limiting our synthesis methodologies to those rendering regular layouts such as computational arrays and lattices. The regularity allows us to predict properties of the nal circuit and at the same time, ensure design criteria to be met, e.g., path delays and routability of the nal circuit. In this thesis, we develop new design methodologies and their algorithms. By our experimental results, they are shown to o er signi cant improvements to both state of the art two-level and multi-level based tools in the area of layout driven synthesis. Our minimization methods are b ased o n Pseudo Kronecker Decision Diagrams PKDDs, which are the most general type of ordered bit-level diagrams for switching functions. In the thesis we elaborate on the properties of PKDDs and Ternary PKDDs TPKDDs and develop an e cient minimization method based on local variable exchange for TPKDDs. Furthermore, the problem of PKDD minimization is discussed and a number of di erent strategies are introduced and evaluated; the potential compactness of PKDDs is con rmed. The thesis spans from validation and veri cation of high-level speci cations all the way down to layout driven synthesis, combining logic minimization, mapping and routing to the target architecture at hand. We conclude our work to o er new means towards solving many of the crucial problems occurring along the design process of modern digital circuits.
Computer aided design techniques applied to logic design
1973
Techni4ue Computer Aided Design techniques are essential for the development of complex digital systems. The existing methods of CAD approach the problem in two ways. The first one is to use a formal language to describe system behaviour and then use special algorithms to turn it into hardware. The second approach is to use flow-charts to specify the flow of information within a digital system and then to realise the flow-chart in hardware. A different approach is presented in this thesis. Components are described (or provided by the design system) which realise the required operations. These are displayed on a graphics screen and connections are made by drawing lines between their terminals. A simulator is used to test the design. To illustrate the use of the CAD system, a simple computer was designed. Methods for realising the idealised components in practical versions are also discussed. Part of this involves the well-known state assignment problem in sequential circuit synthesis, and a new method is presented. Use other side if necessary.
Logic Synthesis for Layout Regularity using Decision Diagrams
2004
This paper presents a methodology for logic synthesis of Boolean functions in the form of regular structures that can be mapped into standard cells or programmable devices. Regularity offers an elegant solution to hard problems arising in layout and test generation, at no extra cost or at the cost of increasing the number of gates, which does not always translate into the increase of circuit area. Previous attempts to synthesize logic into regular structures using decision diagrams suffered from an increase in the number of logic levels due to multiple repetitions of control variables. This paper proposes new techniques, which lead to fewer variable repetitions and significantly improve the performance of synthesis algorithms. Experimental results show that the generated regular circuits are larger in the number of gates and comparable in delay to the circuits without regularity produced by SIS, yet they exhibit a number of important advantages, such as localization and predictability of interconnect, reduction in the gate output load, and improved testability.
From high-level descriptions to vlsi circuits
BIT, 1988
This paper presents a high-level language for describing VLS1 circuits designed as a collection of asynchronous concurrent processes. The notation is called "Synchronized Transitions," and it can be used to describe designs from very high levels of abstraction down to the gate level. Both synchronous and asynchronous/self-timed circuits can be described, and it is not necessary to choose a particular type of circuitry in the early phases of a design. "Synchronized Transitions" programs may be used for experimenting with (simulating) a design at several levels, e.g., to explore different high-level decisions or to verify the gate level design. By observing certain constraints in a "Synchronized Transitions" program, it is possible to systematically transform it into an efficient layout.
Monographs in Computer Science, 2003
This paper is dedicated to the memory of Jan van de Snepscheut, 1953 We present two new ways to implement ordinary programs with logic gates. One, like imperative programs, has an associated memory to store state; the other, like functional programs, passes the state from one component to the next. Application-specific circuit design can be done more effectively by using a standard programming language to describe the function that a circuit is intended to perform, rather than by describing a circuit that is intended to perform that function. The resulting circuits are produced automatically; they behave according to the programs, and have the same structure as the programs. For timing, we use local delays, rather than a global clock or local handshaking. We give a formal semantics for both programs and circuits in order to prove our circuits correct. By simulation, we also demonstrate that the circuits perform favorably compared to others. 18. High-level circuit design 383 18. High-level circuit design 18. High-level circuit design 18. High-level circuit design 405
Design Progression With VHDL Helps Accelerate The Digital System Designs
2006
Integrated Circuit technology (IC) is the enabling technology for a whole host of innovative devices a nd systems that have changed the way we live. Integrat d Circuits are much smaller and consume less power than the discrete components used to build electron i systems before the 1960s. Integrated circuits ar e also easier to design and manufacture and are more reliable than discrete systems. The growing sophistication of applications continually pushes t he design and manufacturing of integrated circuits and electronic systems to new levels of complexity. Due to major advances in the development of electronic s and miniaturization, vendors are capable of buildin g and designing products with increasingly greater functionality, higher performance, lower cost, lowe r power consumption, and smaller dimensions [1]. However, the bottleneck for some vendors appears to be the ability of designers to target the necessar y increase in the complexity of electronic devices. F urthermore, the...