A mixed nodal-mesh formulation for efficient extraction and passive reduced-order modeling of 3D interconnects (original) (raw)
Related papers
Design, Automation, and Test in Europe, 1998
Generating Compact, Guaranteed Passive Reduced-Order Models of 3-D RLC Interconnects
IEEE Transactions on Advanced Packaging, 2004
Automatic generation of accurate circuit models of 3-D interconnect
IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998
Interconnect analysis: from 3D structures to circuit models
Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 1999
Alberto Sangiovanni Vincentelli
2001
Vlsi Interconnection Modelling Using a Finite Element Approach
Active and Passive Electronic Components, 1995
A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects
1996
Coupled Circuit-Interconnect Modeling and Simulation
VLSI: Integrated Systems on Silicon, 1997
INDUCTWISE: Inductance-Wise Interconnect Simulator
2003
PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm
Proceedings of the 1997 IEEE/ …, 1997
Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures
A. Van Genderen, Nick van der Meijs
Proceedings of 1993 International Conference on Computer Aided Design (ICCAD), 1993
REDUCED-ORDER MACROMODELING OF COMPLEX MULTIPORT INTERCONNECTS
SPRIM: structure-preserving reduced-order interconnect macromodeling
Proceedings of the 2004 IEEE/ACM International …, 2004
A Software Tool for 3D Meshing of VLSI Interconnect Structures
Kees-jan Van Der Kolk, Nick van der Meijs
A fast and accurate computation of interconnect capacitance
International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), 1999
Efficient computation of interconnect capacitances using the domain decomposition approach
IEEE Transactions on Advanced Packaging, 1999
Applied Numerical Analysis & Computational Mathematics, 2004
A divide-and-conquer algorithm for 3D capacitance extraction [IC modeling
2004
INDUCTWISE: inductance-wise interconnect simulator and extractor
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
Multiple block structure-preserving reduced order modeling of interconnect circuits
Integration, the VLSI Journal, 2009
Special issue on Compact Interconnect Models for Giga Scale Integration
IEEE Electron Device Letters, 2000
Compact modeling and fast simulation of on-chip interconnect lines
Ehrenfried Seebacher, Daniel Ioan, Gabriela Ciuprina
IEEE Transactions on Magnetics, 2006
33rd Design Automation Conference Proceedings, 1996
IEEE Transactions on Microwave Theory and Techniques, 1997
Efficient techniques for modeling chip-level interconnect, substrate and package parasitics
Proceedings of the conference on Design, automation and test in Europe - DATE '99, 1999
A PEEC-based Methodology and a Hybrid Code for the Analysis of 3D Irregular Interconnects
2004
Equivalent-circuit interconnect modeling based on the fifth-order differential quadrature methods
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
SPIDER: capacitance modelling for VLSI interconnections
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
IEEE Transactions on Microwave Theory and Techniques, 2000