Design of an RF BJT-Low Noise Amplifier at 1GHz (original) (raw)
Related papers
A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS
The design and measured performance of two low-noise amplifiers at 15 GHz and 20 GHz realized in a 90 nm RF-CMOS process are presented in this work. The 15 GHz LNA achieves a power gain of 12.9 dB, a noise figure of 2.0 dB and an input referred third-order intercept point (IIP3) of -2.3 dBm. The 20 GHz LNA has a power gain of 8.6 dB, a noise figure of 3.0 dB and an IIP3 of 5.6 dBm. Compared to previously reported designs, these two LNAs show lower noise figure at lower power consumption
Design of RF Low Noise Amplifier at 2GHz in 0.18µm Technology
Journal on Today's Ideas - Tomorrow's Technologies, 2014
a 2Ghz Low Noise amplifier (LNa) has been implemented in Cadence spectre RF tool on UMC 0.18µm technology and is designed using a modified Cascode topology to work under reduced power supply. The input and output matching network is matched to 50Ω. after simulation it is found that at resonance frequency of 2Ghz, the forward gain is 18.22dB and reverse isolation is-40.86dB.
International Journal of Engineering Research and Technology (IJERT), 2013
https://www.ijert.org/low-power-design-and-analysis-of-low-noise-amplifiers-for-rf-receiver-front-end-using-90nm-cmos https://www.ijert.org/research/low-power-design-and-analysis-of-low-noise-amplifiers-for-rf-receiver-front-end-using-90nm-cmos-IJERTV2IS100924.pdf This letter presents the design of low-noise amplifiers for wireless receiver front ends. Several low noise amplifier topologies are implemented namely: (1) cascaded common-source amplifier, (2) folded cascode amplifier, (3) shunt feedback amplifier and (4) Current-Reuse g m boosted CG LNA. The amplifiers were implemented in a standard 90-nm CMOS process and were operated with a 1-V supply voltage. Low-noise amplifier measurements were taken for parameters such as power gain, noise figure, input matching, output matching, reverse isolation, stability, and linearity. Based on the employed figure-of-merit, the cascoded commonsource low-noise amplifier achieved the best performance among the four with a simulated gain of 13.8 dB and noise figure of 1.7 dB, which makes it comparable to previously available works.
A low voltage low noise amplifier for radio frequency applications
2005
In this paper, a low voltage-low noise amplifier is presented. The proposed topology uses a single 1.2V power supply, and has been implemented in a 0.35-µm AMIS CMOS technology. Simulated results of the amplifier showed a noise figure of 1.5dB, a forward gain of 3.5dB with 2.74mW of power consumption. The LNA operates at 2.12GHz, presenting an IIP3 of -15dBm.
RF low-noise amplifiers in BiCMOS technologies
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
This paper deals with the design of low-noise amplifiers (LNA) fabricated in BiCMOS technologies. The LNA's are based on an active inductor, which makes the topologies less sensitive to temperature variations and reduces the effects of process parameter tolerances. Experimental results show a 10-dB voltage gain at 1 GHz and unitygain frequencies of 3.6 GHz. The noise figure, measured at 1 GHz, is 3.4 dB. The preamplifier has been fabricated using a 10-GHz BiCMOS technology.
Design of a Wide Band Low Noise Amplifier [9.5-12.5] GHz
In this paper, we have modeled a low noise amplifier LNA based on HEMT transistors adapted by band pass filters. Different design constraints have been treated to achieve the performances of the amplifier (S-parameters, gain, noise and stability). This amplifier is double stage circuit. It is unconditionally stable in the band [9.5-12.5] GHz with gain greater than 21 dB, noise figure less than 0.8 and the reflection coefficients at the input and at the output (S 11 , S 22 ) lower than -20 dB and -26 dB respectively. The designed amplifier can be integrate in satellite reception systems.
A Low Noise Amplifier with Low Voltage, Low Power Consumption, and Improved Linearity at 5 GHz
Majlesi Journal of Electrical Engineering, 2017
In this paper a low-noise amplifier with 0 . 6 V supply voltage, low power consumption, and improved linearity at= 5 GHz is introduced in 0 . 18 µ m CMOS technology. By using a feed-forward structure and a multi-gated configuration in the proposed circuit, linearity of the circuit is significantly improved, while only 122 µ W more power is consumed compared to conventional folded cascode structure, and the other circuit parameters are similar. In addition, the Volterra series is used for nonlinear analysis and to evaluate the linearity improvement of the proposed circuit. There is also a noteworthy superiority over compared published works in the figure of merit. The suggested low-noise amplifier (LNA) at 1 . 28 mW DC power consumption provides 9 . 6 dB gain and a noise figure of 3 . 24 dB. It is achieved whilst the third order interception point has been improved by 10 dB and equals 0 . 0 dBm. In the operating frequency the circuit displays satisfactory input and output impedance m...
Ultra low voltage, ultra low power low noise amplifier for 2GHz applications
AEU - International Journal of Electronics and Communications, 2012
In this paper, a 0.29 V, 2 GHz CMOS low noise amplifier (LNA) intended for ultra low voltage and ultra low power applications is developed. The circuit is simulated in standard 0.18 m CMOS MOSIS. A two-stage architecture is then used to simultaneously optimize the gain and noise performance. Using forwardbody-biased, the proposed LNA can operate at 0.29 V supply voltage, successfully demonstrating the application potential of dynamic threshold voltage technology in the radio frequency region. The LNA provides a good gain of 26.25 dB, a noise figure of 2.202 dB, reverse isolation (S 12) of −59.04 dB, input return loss (S 11) of −122.66 dB and output return loss (S 22) of-11.61 dB, while consuming only 0.96mW dc power with an ultra low supply voltage of 0.29 V. To the best of authors' knowledge this is the lowest voltage supply and the lowest power consumption CMOS LNA design reported for 2 GHz to date.
Design Considerations of a Low-Noise-Amplifier and Mixer topology. Simulation results for CMOS LNA
This paper describes a design technique for a RF CMOS Low Noise Amplifier and Mixer. System level calculations are presented validating the feasibility of the proposed LNA/Mixer topology for its application. Tested and simulated in a 130-nm CMOS technology, the LNA achieves a minimum noise figure of 0.627dB, a noise figure of 0.833dB, and a forward-gain of 24.6dB at 600MHz from a 1.2-V supply.
RF CMOS Low Noise Amplifier Design-A Case Study
International Journal of Wireless and Microwave Technologies, 2014
A design methodology of Differential Design of CMOS low noise amplifier (LNA) with source degeneration for Bluetooth frequency is presented. The results show that the proposed topology is effective and can be used to achieve the minimum noise figure at all frequencies of interest. This LNA was realized in 0.18μm CMOS technology using Microwave Office Tool from AWR Inc. The measured noise figure is 2.066 dB and the gain is 20.29 dB.