Built-in jitter test schemes for mixed-signal integrated circuits (original) (raw)

Abstract

In presenting this thesis in partial fulfilment of the requirements for an advanced degree at the University of British Columbia, I agree that the Library shall make it freely available for reference and study. I further agree that permission for extensive copying of this thesis for scholarly purposes may be granted by the head of my department or by his or her representatives. It is understood that copying or publication of this thesis for financial gain shall not be allowed without my written permission. Department of fJLclf'i rxc*-*' ^

Loading...

Loading Preview

Sorry, preview is currently unavailable. You can download the paper by clicking the button above.

References (43)

  1. HP E1430A VXI ADC Operator's Guide, Hewlett Packard Company, 1994.
  2. Analog Artist Mixed-Signal Reference, Cadence Design Systems, Inc. March 1994.
  3. P. H. Bardell, W. McAnney and J. Savir, Built-in Test for VLSI: Pseudorandom Techniques. John Wiley and Sons, New York, 1987.
  4. R. E. Best, Phase-locked Loops. McGraw-Hill, New York, 1984, Chapter 3.
  5. A. Black and J. Bostak, "Jitter and Wander in Emerging Gigabit Networks," Digital Communication Design Conference, 1995.
  6. GR-253-CORE, "SONET Transport Systems: Common Criteria, Network Ele- ment Architectural Features," Issue 1, 1994.
  7. HP 75000 D20, User's Manuals, Hewlett Packard Company, September 1992.
  8. F. W. Egan, Frequency Synthesis by Phase Lock. John Wiley and Sons, New York.1981, Chapter 4.
  9. J. B. Encinas, Phase Locked Loops. Chapman and Hall, London, 1993, Chapter 2.
  10. S. P. Ferguson, "Implications of SONET and SDH," in Electronics and Com- munication Engineering Journal, pp. 133-142, 1994.
  11. F. M. Gardner, Phase Lock Techniques. John Wiley and Sons, 1979, Chapters 1 and 2.
  12. R. Hotler, "SONET-New Technology With New Management Requirements," in SUPERCOMM/ICC '92, pp. 1810-1814, 1992.
  13. S. Haykin, Communications Systems. Wiley, New York, 1992, Chapter 4.
  14. Y. Jenq, "Digital Spectra of Non-uniformly Sampled Signals : Theories and Applications. Part IV -Measuring Clock/Aperture Jitter of an A/D system," in Instrumentation and Measurement Technology Conference, pp. 145-147, 1990.
  15. Y. Jenq, "Digital Spectra of Non-uniformly Sampled Signals : Theories and Applications. Part I -Fundamentals and High Speed Waveform Digitizers," in Instrumentation and Measurement Technology Conference, pp. 391-398, 1988.
  16. Y. Jenq, "Digital Spectra of Non-uniformly Sampled Signals : Theories and Applications. Part II -Digital Look-up Tunable Sinusoidal Oscillators," in IEEE Transactions on Instrumentation and Measurement, vol. 37, pp. 358-362, 1988.
  17. S. Kimura, M. Kimura, T. Nakatani and M. Sugai, "A New Approach for PLL Characterization on Mixed Signal Tester," in Proceedings of International Test Conference, pp. 697-704, 1993.
  18. J. LaMay and D. C. Caldwell, "A Telecommunication Line Interface Test System Architecture," in Instrumentation and Measurement Technology Con- ference, pp. 216-221, 1989.
  19. A. K. Lu, G. W. Roberts and D. A. Jones, "A High-Quality Analog Signal Oscillator Using Oversampling D/A Conversions Techniques ," in IEEE Trans- actions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 41, pp. A31-AAA, 1994.
  20. MATLAB, User's Manual, The MathWorks Inc. 1994.
  21. R. Mehtani, B. Atzena, "Mixtest: A Mixed-Signal Extension to a Digital Test System," in Proceedings of International Test Conference, pp. 945-953, 1993.
  22. Microwave Logic SJ-300 SONET/SDH Jitter and Wander Analyzer, User's Guide, March 1995.
  23. R. O. Onvural, Asynchronous Transfer Mode Networks : Performance Issues. Artech House, 1994.
  24. P. Palacharla, J. Chrostowski and R. Neumann, "Techniques for Accelerated Measurement of Low Bit Error Rates in Computer Data Links," in Comput- ers and Communications, 1995 International Phoenix Conference, 1995, pp. 184-189.
  25. S. C. Ramon and J. Mullighan, "Optimization of PLL Performance in Data Recovery Systems," in IEEE Journal of Solid-State Circuits, vol. 29, pp. 1022-1034, Sept. 1994.
  26. A. Y. Shinagawa, M. and T. Wakimota, "Jitter Analysis of High-speed Sampling Systems," in IEEE Journal of Solid-State Circuits, vol. 25, pp. 220-224, 1990.
  27. T. M. Souders, D. R. Falch, C. Hagwood and G. L. Yang, "The Effect of Timing Jitter in Sampling Systems," in IEEE Transactions on Instrumentation and Measurement, vol. 39, pp. 80-85, 1990.
  28. SUNI-Lite Optical Reference Design Board : PMC-Sierra, Inc., 1995.
  29. SpectreHDL Reference Manual, Cadence Design Systems, Inc. Sept. 1994.
  30. Spectre Reference Manual, Cadence Design Systems, Inc. March 1994.
  31. SUNI-155-LITE, PM 5346; SATURN User Network Interface: PMC-Sierra, Inc., 1995.
  32. "Synchronous Optical Network (SONET) -Jitter at Network Interfaces," Tech. Rep. ANSI Tl. 105.03-1994, American National Standard for Telecommuni- cations.
  33. E. Teraoka, T. Kengaku, I. Yasui, K. Ishikawa, T. Matsuo, H. Wakada, N. Sakashita, Y. Shimazu and T. Tokuda, "A Built-in Self-test for ADC and DAC in a Single Chip Speech Codec," in Proceedings of International Test Conference, pp. 791-796, 1993.
  34. M. F. Toner and G. Roberts, "A BIST Scheme for an SNR Test of a Sigma-Delta ADC," in Proceedings of International Test Conference, pp. 805-814, 1993.
  35. P. R. Trischitta and E. L. Varma, Jitter in Digital Transmission Systems. Artech House: Norwood, Mass., 1989, Chapter 1.
  36. HP VEE, Reference Manual, Hewlett Packard Company, Jannuary 1995.
  37. Verilog XL Reference Manual, Volume 1, Version 1.2b, Cadence Design Sys- tems, Inc. Nov. 1990.
  38. F. Wagdy and S. Awad, "Effects of Sampling Jitter on Some Sine Wave Measurements," in IEEE Transactions on Instrumentation and Measurement, vol. 39, pp. 86-89, 1990.
  39. F. Wagdy and S. Awad, "More on Jitter Effects on Sinewave Measurements," in IEEE Transactions on Instrumentation and Measurement, vol. 40, pp. 549-552, 1991.
  40. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective, 2nd ed. Addison-Wesley, Reading Mass., 1985, Chapter 3.
  41. T. W. Williams and K. P. Parker, "Design for Testability -A Survey," in IEEE Transactions, vol. 31, pp. 2-15, 1982.
  42. D. Wolaver, Phase-Locked Loop Circuit Design, Prentice Hall, Englewood Cliffs, N.J.,. 1991.
  43. J. Young, "Jitter Considerations in High Bit Rate Digital Video Signals," in IEEE Transactions on Broadcasting, vol. 40, pp. 82-90, 1994.