Dynamic operand transformation for low-power multiplier-accumulator design (original) (raw)
Related papers
[2008] Low power multipliers based on new hybrid full adders
Architectures and Methodologies for Reducing Power in Multipliers: A Literature Survey
International Journal of Computer Applications, 2014
Implementation of Low Power and High Speed Multiplier-Accumulator Using SPST Adder and Verilog
2012
Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL
VLSI Design, 2013
BZ-FAD: A Low-Power Low-Area Multiplier based on Shift-and-Add Architecture
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
IJSTE - International Journal of Science Technology and Engineering
DESIGN OF LOW POWER MULTIPLIER
Design and Analysis of a Low Power Binary Counter-based Approximate Multiplier Architecture
International Journal of Innovative Technology and Exploring Engineering, 2019
A Comparative Study of Switching Activity Reduction Techniques for Design of Low-Power Multipliers
1995
IJERT-Design Of Bypassing -Based Multipliers Using Ultra Low- Power Technique
International Journal of Engineering Research and Technology (IJERT), 2012
High-Speed and Energy-Efficient MAC design using Vedic Multiplier and Carry Skip Adder
Performance Analysis of Low Power Bypassing-Based Multiplier
IOSR journal of VLSI and Signal Processing, 2014
Comparative Analysis of 4-bit Multipliers Using Low Power Adder Cells
ijera.com
Performance Analysis of Low Power Bypassing-Based Multiplier 1
Design of Multiplier using Low Power CMOS Technology
A DESIGN OF LOW POWER AND LOW AREA MULTIPLIER USING SHIFT AND ADD ARCHITECTURE
An Efficient Multiplier Based on Shift and Add Architecture
Power, Area and Delay Efficient Approximate Multiplier Design
2018
Design and Implementation of Faster and Low Power Multipliers
IRJET, 2022
Hardware & Power efficient Multiplier
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
The design of a low power asynchronous multiplier
2004
Annals of Emerging Technologies in Computing (AETiC), Mahya Zahedi
Annals of Emerging Technologies in Computing (AETiC), 2019
Implementation of Area Optimized Low Power Multiplication and Accumulation
Dr.CHINA V E N K A T E S W A R L U SONAGIRI, Naluguru Udaya Kumar
International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2019
Design of Area Optimized , Low Power , High Speed Multiplier Using Optimized PDP Full Adder
2013
Trade-offs in low power multiplier blocks using serial arithmetic
Proc. National Conf. …, 2005
Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders
Canadian Conference on Electrical and Computer Engineering, 2005., 2005
Significance-Driven Logic Compression for Energy-Efficient Multiplier Design
IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018
LOW POWER MULTIPLIER DESIGN USING GATE DIFFUSION INPUT CMOS LOGIC
A SURVEY OF LOW POWER WALLACE AND DADDA MULTIPLIERS USING DIFFERENT LOGIC FULL ADDERS