The development of the Fan-in Package-on-Package (original) (raw)
Related papers
A multichip module design process for notebook computers
Computer, 2000
Multichip modules can obtain significant performance improvements with a reduced footprint. This article examines the pac kaging-system design process, with application to choosing an MCM card for a 386SL notebook computer.
Design & Development of a Large Die and Fine Pitch Wafer-Level Package for Mobile Applications
56th Electronic Components and Technology Conference 2006, 2006
Wafer level packaging offers the advantage of chip scale packaging with an efficient production approach. In addition to size, cost and ease of logistics make it as a main stream packaging solution for a single chip. Resulting saving in size, cost has also resulted in limitation of using conventional wafer level packaging for large die size and high IO devices. This paper reports the development of a wafer level package with 440 IOs, 400 microns pitch and 12 X 12 mm die size for mobile applications.
Technology Requirements for Chip-On-Chip Packaging Solutions
Proceedings Electronic Components and Technology, 2005. ECTC '05., 2005
The trend towards smaller, lighter and thinner products requires a steady miniaturization which has brought-up the concept of Chip Scale Packaging (CSP). The next step to reduce packaging cost was the chip packaging directly on the wafer. Wafer Level Packaging (WLP) enables the FC assembly on PWB without interposers. New and improved microelectronic systems require significant more complex devices which could limit the performance due to the wiring of the subsystems on the board. 3-D packaging using the existing WLP infrastructure is one of the most promising approaches. Stacking of chips for chip-on-chip packages can be done by wafer-to-wafer stacking or by chip-to-wafer stacking which is preferable for yield and die size considerations. This chip-on-chip packaging requires a base die with redistribution traces to match the I/O layout of both dice. This allows the combination of the performance advantage of flip chip with the options of WLP. To avoid the flip chip bonding process the thin chip integration (TCI) concept can be used. Key elements of this approach are extremely thin ICs (down to 20 µm thickness) which are incorporated into the redistribution. This technology offers excellent electrical properties of the whole microelectronic system. The focus of this paper will be the technology requirements for the realization of different kinds of chip-onchip packages.
IBM Journal of Research and Development, 2005
System-on-Package (SOP) technology based on silicon carriers has the potential to provide modular design flexibility and highperformance integration of heterogeneous chip technologies and to support robust chip manufacturing with high-yield/low-cost chips for a wide range of two-and three-dimensional product applications. Key technology enablers include silicon through-vias, high-density wiring, high-I/O chip interconnection, and supporting test and assembly technologies. The silicon through-vias are a key feature permitting efficient area array signal, power, and ground interconnection through these thinned silicon packages. Highdensity wiring and high-density chip I/O interconnection can enable tight integration of heterogeneous chip technologies which approximate the performance of an integrated system-on-chip with a ''virtual chip'' using the silicon package for integration. Silicon carrier fabrication leverages existing manufacturing capability and mid-UV lithography to provide very dense package wiring following CMOS back-end-of-line design rules. Further, the thermal expansion of the silicon carrier package matches the chip, which helps maintain reliability even as the high-density chip microbump interconnections scale to smaller size. In addition to heterogeneous chip integration, SOP products may leverage the integration of passive components, active devices, and electrooptic structures to enhance system-level performance while also maintaining functional test capability and known good chips when needed. This paper describes the technical challenges and recent progress made in the development of silicon carrier technology for potential new applications.
Finding a Happy Medium for Heterogeneous Cache Integration using M-Series Fan-out Technology
IMAPSource Proceedings
For high performance computing, it is desirable to disintegrate the cache memory from the monolithic SoC and reintegrate it through heterogenous integration technologies. Relocating the cache out of the monolithic SoC leads to the reduction of the advanced silicon die size leading to higher yield and lower cost. In this study, we evaluate ways to bridge the gap between high-end 3D silicon interconnect solutions and low-end substrate solutions with Deca’s molded M-Series™ embedded cache fan-out solutions. Deca’s M-Series Chips First Face up FOWLP planarized structure is an ideal platform to build an embedded interposer for the heterogenous integration of the processor chiplets, cache memory, and deep trench capacitors. Deca’s Adaptive Patterning® allows for scaling to high density interconnect between the processor chiplet and the cache memory. Three different configurations of the embedded cache interposer are considered. The vertically stacked face-to-face configurations minimize t...
Three-Dimensional System-in-Package Using Stacked Silicon Platform Technology
IEEE Transactions on Advanced Packaging, 2005
In this paper, a novel method of fabricating threedimensional (3-D) system-in-package (SiP) using a silicon carrier that can integrate known good dice with an integrated cooling solution is presented. The backbone of this stacked module is the fabrication of a silicon carrier with through-hole conductive interconnects. The design, process, and assembly to fabricate silicon through-hole interconnect using a wet silicon etching method is discussed in this paper. The process optimization to fabricate silicon carriers with solder through-hole interconnect within the design tolerance has been achieved. The design and modeling methodology to optimize the package in terms of electrical aspects of the stacked module is carried out to achieve less interconnect parasitics. An integrated cooling solution for 3-D stacked modules using single-phase and two-phase cooling solutions is also demonstrated for high-power applications. Known good thin flip-chip devices with daisy chain are fabricated and attached to the silicon carrier by flip-chip processes making it a known good carrier after electrical testing. Individual known good carriers are vertically integrated to form 3-D SiP.
Development of a new improved high performance flip chip BGA package
2004
The recent advancement in high performance semiconductor packages has been driven by the need for higher pin count and superior heat dissipation. A one-piece cavity lid flip chip BGA package with high pin count and targeted reliability has recently been developed by UTAC. The flip chip technology can accommodate I/O count of more than five hundreds, and the die junction temperature can be reduced to a minimum level by a metal heat spreader attachment. Nonetheless, greater expectations on these high performance packages arose such as better substrate land estate utilization for multiple chips, ease in handling for thinner core substrates and improved board level solder joint reliability. A new design of the flip chip BGA package has been looked into for meeting such requirements. By encapsulating the flip chip with molding compound leaving the die top exposed, a planer top surface can be formed. And a flat lid can then be mounted on the planer mold/die top surface. In this manner the direct interaction of the metal lid with the substrate can be removed. The new package is thus less rigid under thermal loading and solder joint reliability enhancement is expected. This paper discusses the process development of the new package and its advantages for improved solder joint fatigue life, and being a multi-chip package and thin core substrate options. Finite element simulations have been employed for the study of its structural integrity, thermal and electrical performances. Detailed package and board level reliability test results will also be reported.
Module miniaturization by ultra thin package stacking
2010
The scope of the European project TIPS (Thin Interconnected Package Stacks) is the fabrication of ultra thin packages for electronic components and the subsequent stacking and interconnection of those packages to form highly compact modules. In the first part of this paper approaches to fabricate ultra thin 10 × 10 mm packages by embedding technologies for chips into printed circuit board environments will be discussed. One technology uses commercial flexible printed circuit board substrates (polyimide sandwiched in Cu layers) and respective fabrication processes. After initial patterning of the Cu the chips are die bonded to the flex substrates and subsequently laminated into build up layers. Electrical contact between the chip and a fan out routing on the outer layer of the package are made by micro via formation, electroplating and wet chemical structuring of the metal layers. The thickness of the embedded components is constricted to 50 μm in order to constrain the package thicknesses to a maximum of 100 μm with this approach. The alternative approach, the ultra thin chip package (UTCP) technology, aims at package thicknesses around 60 μm. In this case 20 μm thick chips are die-bonded to thin polyimide layer. A photo-definable polyimide is then applied over the assembled chips by spin-on technique. Contact pads are opened by exposure and development of the polyimide, followed by metal sputtering, electroplating and etching. In this approach the thickness of embedded components is typically 20-30 μm and final package thickness is in the range of 60 μm. In both approaches the packages are fabricated as batches consisting of 150 × 150 mm sheets of flex substrates. Stacking of individual packages can be performed in an automated package by package placement process using a frame as alignment tool and typical flexible printed circuit boards adhesives. In this way only known-good-packages are stacked in o- - rder to minimize yield loss. However, a more straight forward process is stacking of the packages using fabrication batches and established multilayer printed circuit board technologies. The disadvantage is the potential yield loss if one of the packages in a stacked layer is faulty. For either type of stacking process the individual stacks have to be milled out of the stack fabrication batch. Development issues, design considerations and results of first fabrication runs will be presented and discussed.
Advanced Packaging and Heterogeneous Integration to Reboot Computing
2017 IEEE International Conference on Rebooting Computing (ICRC), 2017
In the past several decades on-chip dimensions have scaled over 2000X, while dimensions on printed circuit board have scaled 4-5X. This modest scaling of packaging dimensions has severely limited system scaling. To address this, we have proposed a disruptive package-free integration scheme. We replace the traditional organic printed circuit board (PCB) with silicon interconnect fabric (SiIF) and replace the traditional package by directly mounting bare chiplets on to the SiIF. Fine pitch solderless copper pillar connections increase IO density by 20-80X and the inter-chiplet spacing is reduced by 10-20X. This enables highly parallel communication instead of serialized links. This achieves higher bandwidth/mm (~100X) and lower latency (~25X) and lower communication energy per bit (~200X). This integration technology allows us to challenge the conventional communication-limited architectures in a substantial way. The ability to heterogeneously integrate diverse dies with arbitrarily fine granularity, but on a wafer scale, reduces the cost of processor-memory communication energy opening new compute paradigms. In addition, the superior heat spreading properties of the SiIF compared to organic PCBs allows us to run the cores harder. The heterogeneous integration property of our scheme, allows for an intimate mingling of heterogeneous processor cores, FPGAs and memory types opening new avenues to reboot computing.