HDL Library of Processing Units for an Automatic LDPC Decoder Design (original) (raw)

Performance and processing time enhancement of LDPC decoder using stopping node modified Sum Product algorithm

Georgia Rugumira

2011 IEEE 13th International Conference on Communication Technology, 2011

View PDFchevron_right

LPP source system development for HVM

Alex Ershov

SPIE Proceedings, 2011

View PDFchevron_right

Quasi-cyclic asymptotically regular LDPC codes

Roxana Smarandache

2010 IEEE Information Theory Workshop, 2010

View PDFchevron_right

Aggregated Circulant Matrix Based LDPC Codes

C. Chakrabarti

2006 IEEE International Conference on Acoustics Speed and Signal Processing Proceedings

View PDFchevron_right

Extended-forward architecture for simplified check node processing in NB-LDPC decoders

Cedric Marchand

2017 IEEE International Workshop on Signal Processing Systems (SiPS), 2017

View PDFchevron_right

Implementation of a Single-Channel HDLC Controller on FPGA

Saliha Harize

International Journal of Computer Applications, 2015

View PDFchevron_right

On iterative decoding in some existing systems

Chan Vee Chong

IEEE Journal on Selected Areas in Communications, 2001

View PDFchevron_right

An Extensible Virtual Digital Libraries Generator

Pasquale Pagano

Research and Advanced Technology for Digital Libraries

View PDFchevron_right

Computational complexity and quantization effects of decoding algorithms for non-binary LDPC codes

M. Moeneclaey

2004

View PDFchevron_right

Moya et al. 2007 HYDR

Thierry Oberdorff

View PDFchevron_right

HFODD (v2. 40h) User's Guide

W. Satula

2009

View PDFchevron_right

The HPU

Ming-Hsuan Yang

2010 IEEE Computer Society Conference on Computer Vision and Pattern Recognition - Workshops, 2010

View PDFchevron_right

An overview of the HDF5 technology suite and its applications

Quincey Koziol

Proceedings of the EDBT/ICDT 2011 Workshop on Array Databases - AD '11, 2011

View PDFchevron_right

Efficient hardware realization of digital image decoder

Dragana Prokin

2017 25th Telecommunication Forum (TELFOR), 2017

View PDFchevron_right

HD Becker Science 2000

R. Longman

View PDFchevron_right

RAPPID: an asynchronous instruction length decoder

Charles Dike

Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1999

View PDFchevron_right

Error Floors of LDPC Coded BICM

Ned Varnica

2007 IEEE International Conference on Communications, 2007

View PDFchevron_right

Quasi-Cyclic Generalized LDPC Codes With Low Error Floors

Marco Chiani

IEEE Transactions on Communications, 2007

View PDFchevron_right

HPC4AI

Sara Vallero

Proceedings of the 15th ACM International Conference on Computing Frontiers, 2018

View PDFchevron_right

LDPC code design for transmission of correlated sources across noisy channels without CSIT

Krishna Narayanan

2010 6th International Symposium on Turbo Codes & Iterative Information Processing, 2010

View PDFchevron_right

Processors and Their Collection

Bertrand Meyer

Lecture Notes in Computer Science, 2012

View PDFchevron_right

Analysis Facilities for HL-LHC

Rob Gardner

View PDFchevron_right

Dhivehi Digital Library Creation: A milestone

Fathimath Nashfa

View PDFchevron_right

Research and Advanced Technology for Digital Libraries

William Ulate

Lecture Notes in Computer Science, 2011

View PDFchevron_right

Non-binary LDPC codes vs. Reed-Solomon codes

Shu Lin

2008 Information Theory and Applications Workshop, 2008

View PDFchevron_right