Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS (original) (raw)
2021, Electronics
This paper presents the first fully integrated radiation-tolerant All-Digital Phase-Locked Loop (PLL) and Clock and Data Recovery (CDR) circuit for wireline communication applications. Several radiation hardening techniques are proposed to achieve state-of-the-art immunity to Single-Event Effects (SEEs) up to 62.52/mg as well as tolerance to the Total Ionizing Dose (TID) exceeding 1.5Grad. The LC Digitally Controlled Oscillator (DCO) is implemented without MOS varactors, avoiding the use of a highly SEE sensitive circuit element. The circuit is designed to operate at reference clock frequencies from 40–320 or at data rates from 40Mbps–320Mbps and displays a jitter performance of 520 with a power dissipation of only 11 and an FOM of −235 .
Related papers
A radiation tolerant clock generator for the CMS Endcap Timing Layer readout chip
2021
We present the test results of a low jitter Phase Locked Loop (PLL) prototype chip for the CMS Endcap Timing Layer readout chip (ETROC). This chip is based on the improved version of a clock synthesis circuit named ljCDR from the Low-Power Gigabit Transceiver (lpGBT) project. The ljCDR is tested in its PLL mode. An automatic frequency calibration (AFC) block with the Triple Modular Redundancy (TMR) register is developed for the LC-oscillator calibration. The chip was manufactured in a 65 nm CMOS process with 10 metal layers. The chip has been extensively tested, including Total Ionizing Dose (TID) testing up to 300 Mrad and Single Event Upset (SEU) testing with heavy ions possessing a Linear energy transfer (LET) from 1.3 to 62.5 MeV × cm/mg.
A low-power consuming device All Digital Phase Locked Loop (ADPLL) has grown more appealing due to improved verifiability, flexibility, reliability, and portability over various processes as well as improved noise resistance. ADPLL is a negative feedback system that creates a high-frequency clock signal in the phase relationship to a low-frequency reference signal. In this proposed work, an ADPLL was developed using 45 nm CMOS technology with a Digital Control Oscillator (DCO) to fulfill the requirements of system implementation because the DCO can attain both better resolution and a large bandwidth spectrum. The Cadence Virtuoso software is employed for verification and simulation to affirm its features and functions. Control bits created by the Digital Loop Filter (DLF) are utilized to electronically regulate the DCO output frequency range. The loop is deemed to be held at 12ns once the reference signal and divided output clock frequency have been associated. The simulation result...
A Survey of Radiation Hardened CMOS Techniques
2009
The universe we live in is surrounded and filled with vast amounts of radiation[14]. As we indulge more and more into exploring our universe it becomes necessary to come up with technology that can tolerate if not combat the radiation in space. Over the past few decades a number of robotic and manned space exploration systems have been realized throughout the world. Satellites and space shuttles containing thousands of electronic circuits get flown into space to read and record the observed data. Clearly these electronic devices would not be of much use if they were intolerant to radiation in space and malfunctioned regularly. For this reason, radiation, its effects on the electronics and different methods to prevent or correct the adverse effects of radiation on electronics circuits have become a large area of research in aerospace engineering. The designing and realizing of circuits or devices which are tolerant to radiation is called as the “radiation hardening” of the circuit or...
Digital Controlled Oscillator (Dco) for All Digital Phase-Locked Loop (Adpll) – a Review
Jurnal Teknologi
Digital controlled oscillator (DCO) is becoming an attractive replacement over the voltage control oscillator (VCO) with the advances of digital intensive research on all-digital phase locked-loop (ADPLL) in complementary metal-oxide semiconductor (CMOS) process technology. This paper presents a review of various CMOS DCO schemes implemented in ADPLL and relationship between the DCO parameters with ADPLL performance. The DCO architecture evaluated through its power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. It can be concluded that even though there are various schemes of DCO that have been implemented for ADPLL, the selection of the DCO is frequently based on the ADPLL applications and the complexity of the scheme. The demand for the low power dissipation and high resolution DCO in CMOS technology shall remain a challenging and active area of research for years to come. Thus, this review shall work as a guideline for the researchers ...
Loading Preview
Sorry, preview is currently unavailable. You can download the paper by clicking the button above.